View AK5703_7804778.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

[AK5703] ms1537-e-00 2013/05 - 1 - general description the AK5703 is a 4-channel 24-bit a/d converter with programmable microphone amplifiers and alc (automatic level control) circ uit. it is designed for consumer microphone array applications. an integrated pll operates from a wi de variety of clocks, enabling high design flexibility. microphone power outputs are included for biasing external microphones. wide dynamic range is achi eved, at 83db with a microphone gain setting of +30db. the AK5703 is pa ckaged in a space-savi ng 28-pin qfn package. features 1. recording function - 4-channel adc - full-differential or single-ended input - microphone amplifier (+36db/+30db/+ 24db/+18db/+15db/ +12db/+8db/0db) - input voltage: 1.8vpp@avdd=3.0v (= 0.6 x avdd) - adc performance: s/(n+d): 85db, dr, s/n: 96db@mg ain=0db, single-ended input s/(n+d): 78db, dr, s/n: 83db@mgai n=+30db, full differential input - digital hpf for dc-offset cancellation (fc=3.4hz@fs=44.1khz) - microphone sensitivity correction (+3db ? 3db, 0.75db step) - digital alc (automatic level control) - input digital volume (+36db ? 52.5db, 0.375db step, mute) - programmable output data delay delay time: 0 to 64/64fs (1/64fs step) 2. sampling frequency: - pll slave mode (bick pin): 8khz 48khz - pll slave mode (mcki pin): 8khz, 11.025khz, 12khz, 16khz, 22.05kh z, 24khz, 32khz, 44.1khz, 48khz - pll master mode: 8khz, 11.025khz, 12khz, 16khz, 22.05kh z, 24khz, 32khz, 44.1khz, 48khz - ext master/slave mode: 8khz 48khz (256fs), 8khz 24khz (512fs), 8khz 12khz (1024fs) 3. pll input clock: - mcki pin: 27mhz, 26mhz, 24mhz, 19.2mhz, 13. 5mhz, 13mhz, 12.288mhz, 12mhz, 11.2896mhz - bick pin: 32fs/64fs 4. master/slave mode 5. audio interface format: msb first, 2?s complement - 24/16-bit msb justified, 24/16-bit i 2 s, tdm mode 6. p i/f: 3-wire serial control or i 2 c bus (ver 1.0, 400khz mode) 7. power supply: - avdd: 2.4 3.6v - dvdd: 1.6 1.98v - tvdd: 1.6 or (dvdd-0.2) ~ 3.6v 8. power supply current: 9.0ma ( ext slave mode) 9. ta = ? 30 85 c 10. package: 28pin qfn (4mm x 4mm, 0.4mm pitch) 4-channel 24-bit adc with pll & mic- a mp AK5703
[AK5703] ms1537-e-00 2013/05 - 2 - block diagram vcom avdd vss1 mcki sdtoa bick lrck mixa audio i/f controller pll mcko control register cclk/ scl cdtio/ cad0 alca mpwra hpf1a sdtob i2c dvdd pdn vss2 csn/ sda mpwrb lin1/lina+ lina- rin1/rina+ rina- adcb mixb alcb hpf1b tvdd mrf pmadal adca lin2/linb+ linb- rin2/rinb+ rinb- pmadar pmadbl pmadbr pmadal or pmadar pmadbl or pmadbr mic power supply pmmpb pmmpa pmpll hpf2a lpfa mic sens. correction a hpf2b lpfb pmvcm vcom internal mic internal mic internal mic internal mic mic sens. correction b figure 1. block diagram
[AK5703] ms1537-e-00 2013/05 - 3 - ordering guide AK5703en -30 ~ +85c 28pin qfn (0.4mm pitch) akd5703 evaluation board for AK5703 pin layout rina- rin1/rina+ mpwra mrf mpwrb lin2/linb+ linb- lin1/lina+ vss1 a vdd lina- i2c csn/sda rin2/rinb+ rinb - vcom pdn dvdd vss2 tvdd lrck bick cdtio/cad0 sdto a sdtob mcko mcki AK5703 top view 21 20 19 14 13 12 11 10 9 8 18 17 16 15 1 2 3 4 5 6 7 cclk/scl 22 23 24 25 26 27 28
[AK5703] ms1537-e-00 2013/05 - 4 - comparison with ak5702 function ak5702 AK5703 adc resolution 16-bit 24-bit 3:1 stereo input selector yes no gain +36db, +30db, +15db, 0db +36db, +30db, +24db, +18db, +15db, +12db, +8db, 0db mic amplifier input resistance 30k ? @mgain=+15db, +30db, +36db 100k ? dr, s/n (full differential input) 74db@mgain=+30db 83db@mgain=+30db dsp mode yes no tdm mode yes yes audio interface cascade tdm mode yes no mic sensitivity correction no yes (+3db ~ -3db) programmable output data delay no yes (0 ~ 64/64fs) lrck reference yes no pll vcoc pin yes no package 32pin qfn (5mm x 5mm, 0.5mm pitch) 28pin qfn (4mm x 4mm, 0.4mm pitch)
[AK5703] ms1537-e-00 2013/05 - 5 - pin/function no. pin name i/o function rin2 i rch analog input 2 pin (mdifb bit = ?0?: single-ended input) 1 rinb+ i rch positive input b pin (mdifb bit = ?1?: full-differential input) rch negative input b pin (mdifb bit = ?0?: single-ended input) this pin must be connected to vss1 with a capacitor in series. (refer to figure 50 ) 2 rinb- i rch negative input b pin rch negative input b pin 3 vcom o common voltage output pin, 0.5 x avdd bias voltage of adc inputs. this pin must be connected to vss1 with 1f 50% capacitor in series. 4 pdn i power-down mode pin ?h?: power-up, ?l?: power-down, reset and initializes the control register. 5 dvdd - digital power supply pin, 1.6 1.98v 6 vss2 - digital ground pin 7 tvdd - digital i/o power supply pin, 1.6 ~ 3.6v 8 mcko o master clock output pin 9 sdtob o adcb/tdm audio serial data output pin 10 sdtoa o adca audio serial data output pin 11 bick i/o audio serial data clock pin 12 lrck i/o input / output channel clock pin 13 mcki i external master clock input pin cdtio i/o control data input/output pin (i2c pin = ?l?: 3-wire serial mode) 14 cad0 i chip address 0 select pin (i2c pin = ?h?: i 2 c bus mode) cclk i control data clock pin (i2c pin = ?l?: 3-wire serial mode) 15 scl i control data clock pin (i2c pin = ?h?: i 2 c bus mode) csn i chip select pin (i2c pin = ?l?: 3-wire serial mode) 16 sda i/o control data input pin (i2c pin = ?h?: i 2 c bus mode) 17 i2c i control mode select pin ?h?: i 2 c, ?l?: 3-wire serial 18 avdd - analog power supply pin, 2.4 3.6v 19 vss1 - analog ground pin lch negative input a pin (mdifa bit = ?0?: single-ended input) this pin must be connected to vss1 with a capacitor in series. (refer to figure 50 ) 20 lina- i lch negative input a pin (mdifa b it = ?1?: full-differential input) lin1 i lch analog input 1 pin (mdifa bit = ?0?: single-ended input) 21 lina+ i lch positive input a pin (mdifa bit = ?1?: full-differential input) rch negative input a pin (mdifa bit = ?0?: single-ended input) this pin must be connected to vss1 with a capacitor in series. (refer to figure 50 ) 22 rina- i rch negative input a pin (mdifb b it = ?1?: full-differential input) rin1 i rch analog input 1 pin (mdifa bit = ?0?: single-ended input) 23 rina+ i rch positive input a pin (mdifa bit = ?1?: full-differential input) 24 mpwra o microphone power supply a pin 25 mrf o microphone power supply ripple filter pin this pin must be connected to vss1 with 1f 50% capacitor in series. 26 mpwrb o microphone power supply b pin lin2 i lch analog input 2 pin (mdifb bit = ?0?: single-ended input) 27 linb+ i lch positive input b pin (mdifb bit = ?1?: full-differential input) lch negative input b pin (mdifb bit = ?0?: single-ended input) this pin must be connected to vss1 with a capacitor in series. (refer to figure 50 ) 28 linb- i lch negative input b pin (mdifb b it = ?1?: full-differential input) note 1. all input pins except analog input pins (lin1-2, rin1-2, lina+/-, rina+/-, linb+/-, rinb+/-) must not be allowed to float.
[AK5703] ms1537-e-00 2013/05 - 6 - handling of unused pin the unused i/o pins must be connected appropriately. classification pin name setting mpwra, mpwrb, mrf, lin1/lina+, lina ? , rin1/rina+, rina ? , lin2/linb+, linb ? , rin2/rinb+, rinb ? open analog lina ? , rina ? , linb ? , rinb ? (when single-ended inputs are used.) connect to vss1 with a capacitor in series. sdtoa, sdtob, mcko open digital mcki connect to vss2 absolute maximum ratings (vss1, vss2 = 0v; note 2 ) parameter symbol min max unit power supplies: analog avdd ? 0.3 6.0 v digital dvdd ? 0.3 2.5 v digital i/o tvdd ? 0.3 6.0 v input current, any pin except supplies iin - 10 ma analog input voltage ( note 3 ) vina ? 0.3 avdd+0.3 v digital input voltage ( note 4 ) vind ? 0.3 tvdd+0.3 v ambient temperature (powered applied) ta ? 30 85 c storage temperature tstg ? 65 150 c note 2. all voltages are with respect to ground. vss1 and vss2 must be connected to the same analog ground plane. note 3. lin1/lina+, lina ? , rin1/rina+, rina ? , lin2/linb+, linb ? , rin2/rinb+, rinb ? pins note 4. pdn, csn/sda, cclk/scl, cdtio/cad0, mcki, lrck, bick, i2c pins pull-up resistors at sda and scl pins should be connected to (tvdd+0.3)v or less voltage. warning: operation at or beyond these limits may result in permanent damage to the device. normal operation is not guaranteed at these extremes. recommended operating conditions (vss1, vss2=0v; note 2 ) parameter symbol min typ max unit power supplies analog avdd 2.4 3.0 3.6 v ( note 5 ) digital dvdd 1.6 1.8 1.98 v digital i/o ( note 6 ) tvdd 1.6 or dvdd-0.2 3.0 3.6 v note 2. all voltages are with respect to ground. vss1 and vss2 must be connected to the same analog ground plane. note 5. the power-up sequence between avdd, dvdd and tvdd is not critical. the pdn pin must be ?l? upon power-up, and should be changed to ?h? after all power s upplies are supplied to avoid an internal circuit error. note 6. the minimum value is higher voltage between dvdd-0.2v and 1.6v. * when tvdd is powered on and the pdn pin is ?l?, avdd or dvdd can be powered on/off. the pdn pin must be set to ?h? after all power supplies are on when the AK5703 is powered-up from power-down state. * akm assumes no responsibility for the usage beyond the conditions in this datasheet.
[AK5703] ms1537-e-00 2013/05 - 7 - analog characteristics (ta=25 c; avdd=tvdd=3.0v, dvdd=1.8v; vss1=vss2=0v; ext slave mode; mcki=11.2896mhz, fs=44.1khz, bick=64fs; signal frequency=1khz; 24bit data; measurement bandwidth =20hz 20khz; unless otherwise specified) parameter min typ max unit microphone amplifier: lin1/rin1/lin2/rin2 pins input resistance 70 100 130 k mgain2-0 bits = ?000? -1 0 +1 db mgain2-0 bits = ?001? +7 +8 +9 db mgain2-0 bits = ?010? +11 +12 +13 db mgain2-0 bits = ?011? +14 +15 +16 db mgain2-0 bits = ?100? +17 +18 +19 db mgain2-0 bits = ?101? +23 +24 +25 db mgain2-0 bits = ?110? +29 +30 +31 db gain mgain2-0 bits = ?111? +35 +36 +37 db microphone power supply: mpwra, mpwrb pins output voltage ( note 7 ) 2.16 2.40 2.64 v output noise level (a-weighted) - -114 - dbv psrr (fin = 1khz) ( note 8 ) - 70 - db load resistance 0.5 - - k load capacitance - - 30 pf adc analog input characteristics: lin1/rin1/lin2/rin2 pins (single-ended input) adc programmable filter (ivol=0db, alc=off) sdtoa/sdtob resolution - - 24 bits mgain= +30db 0.048 0.057 0.065 vpp input voltage ( note 9 ) mgain= 0db 1.53 1.80 2.07 vpp mgain= +30db 68 78 - db mgain= 0db - 85 - db s/(n+d) ( ? 1dbfs) mgain= +30db (full differential input) - 78 - db mgain= +30db 73 83 - db mgain= 0db - 96 - db d-range ( ? 60dbfs, a-weighted) mgain= +30db (full differential input) - 83 - db mgain= +30db 73 83 - db mgain= 0db - 96 - db s/n (a-weighted) mgain= +30db (full differential input) - 83 - db mgain= +30db 70 80 - db interchannel isolation mgain= 0db - 100 - mgain= +30db - 0 1.0 db interchannel gain mismatch mgain= 0db - 0 0.5 db note 7. the output voltage is proportional to avdd. (typ. 0.8 x avdd v) note 8. psrr is applied to avdd with 100mpvpp sine wave. note 9. the full-scale input voltage is proportional to avdd. single-ended input: vin = 0.6 x avdd vpp(typ) full differential input: vin = (in+) ? (in-) = 0.6 x avdd vpp(typ)
[AK5703] ms1537-e-00 2013/05 - 8 - parameter min typ max unit power supply current: power up (pdn pin = ?h?, all circuits power-up) ( note 10 ) - 9.0 - ma avdd + dvdd + tvdd ( note 11 ) - 12.0 18.0 ma power down (pdn pin = ?l?) ( note 12 ) avdd + dvdd + tvdd - 0 10 a note 10. when ext slave mode (mcki=11.2896mhz, fs=44.1khz), and pmadal = pmadar = pmadbl = pmadbr = pmvcm = pmmpa = pmmpb bits = ?1?, pmp ll = m/s = mcko bits = ?0?, tdm1-0 bits = ?00?. in this case, the mpwra and mpwrb pins output 0ma. avdd=7.1ma(typ), dvdd=1.7ma(typ), tvdd=0.2ma(typ). note 11. when pll master mode (mcki=12mhz, fs=44.1khz), and pmadal = pmadar = pmadbl = pmadbr = pmvcm = pmmpa = pmmpb = pmpll = m/s = mcko bits = ?1?, tdm1-0 bits = ?11?. in this case, the mpwra and mpwrb pins output 0ma. avdd=7.7ma(typ), dvdd=1.8ma(typ), tvdd=2.5ma(typ). note 12. all digital input pins are fixed to tvdd or vss2.
[AK5703] ms1537-e-00 2013/05 - 9 - filter characteristics (ta=25 c; avdd=2.4 3.6v; dvdd=1.6 ~ 1.98v; tvdd=1.6 ~ 3.6v; fs=44.1khz) parameter symbol min typ max unit adc digital filter (decimation lpf): passband ( note 13 ) 0.16db pb 0 - 17.3 khz ? 0.66db - 19.4 - khz ? 1.1db - 19.9 - khz ? 7.1db - 22.1 - khz stopband ( note 13 ) sb 26.1 - - khz passband ripple pr - - 0.16 db stopband attenuation sa 73 - - db group delay ( note 14 ) gd - 19 - 1/fs group delay distortion gd - 0 - s adc digital filter (hpf): hpfada=hpfadb bits = ?1?, hpfa1-0= hpfb1-0 bits = ?00? frequency response ( note 13 ) ? 3.0db fr - 3.4 - hz ? 0.5db - 10 - hz ? 0.1db - 22 - hz note 13. the passband and stopband frequencies scale with fs (system sampling rate). each response refers to that of 1khz. note 14. a calculating delay time which induced by digital filtering. this time is from the input of an analog signal to the setting of 24-bit data of both channels to the adc output register. dc characteristics (ta=25 c; avdd=2.4 3.6v; dvdd=1.6 ~ 1.98v; tvdd=1.6 ~ 3.6v) parameter symbol min typ max unit audio interface & serial p interface (cdtio/cad0, csn/sda, cclk/scl, i2c, pdn, bick, lrck, mcki pins ) high-level input voltage (tvdd 2.2v) (tvdd < 2.2v) low-level input voltage (tvdd 2.2v) (tvdd < 2.2v) vih vil 70%tvdd 80%tvdd - - - - - - - - 30%tvdd 20%tvdd v v v v audio interface & serial p interface (cdtio, sda, mcko, bick, lrck, sdtoa, sdtob pins output) high-level output voltage (iout = ? 80 a) low-level output voltage (except sda pin : iout = 80 a) (sda pin, 2.0v tvdd 3.6v: iout = 3ma) (sda pin, 1.6v tvdd < 2.0v: iout = 3ma) voh vol1 vol2 vol2 tvdd ? 0.2 - - - - - - - - 0.2 0.4 20%tvdd v v v v input leakage current iin - - 10 a
[AK5703] ms1537-e-00 2013/05 - 10 - switching characteristics (ta=25 c; avdd=2.4 3.6v; dvdd=1.6 ~ 1.98v; tvdd=1.6 ~ 3.6v; c l =20pf) parameter symbol min typ max unit pll master mode (pll reference clock = mcki pin) mcki input timing frequency fclk 11.2896 - 27 mhz pulse width low tclkl 0.4/fclk - - s pulse width high tclkh 0.4/fclk - - s mcko output timing frequency fmck 0.256 - 12.288 mhz duty cycle dmck 40 50 60 % lrck output timing frequency fs - table 6 - khz stereo mode: duty cycle duty - 50 - % tdm64, tdm128 mode: i 2 s compatible: pulse width low tlrckl - 1/(4fs) - s msb justified: pulse width high tlrckh - 1/(4fs) - s bick output timing period bcko1-0 bits = ?00? tbck - 1/(32fs) - s bcko1-0 bits = ?01? tbck - 1/(64fs) - s bcko1-0 bits = ?10? (tdm128 mode) tbck - 1/(128fs) - s duty cycle dbck - 50 - % pll slave mode (pll reference clock = mcki pin) mcki input timing frequency fclk 11.2896 - 27 mhz pulse width low tclkl 0.4/fclk - - s pulse width high tclkh 0.4/fclk - - s mcko output timing frequency fmck 0.256 - 12.288 mhz duty cycle dmck 40 50 60 % lrck input timing frequency fs - table 6 - khz stereo mode: duty cycle duty 45 - 55 % tdm64 mode: i 2 s compatible: pulse width low tlrckl 1/(64fs) - 63/(64fs) s msb justified: pulse width high tlrckh 1/(64fs) - 63/(64fs) s tdm128 mode: i 2 s compatible: pulse width low tlrckl 1/(128fs) - 127/(128fs) s msb justified: pulse width high tlrckh 1/(128fs) - 127/(128fs) s bick input timing period stereo mode tbck 1/(64fs) - 1/(32fs) s tdm64 mode tbck - 1/(64fs) - s tdm128 mode tbck - 1/(128fs) - s pulse width low tbckl 0.4 x tbck - - s pulse width high tbckh 0.4 x tbck - - s
[AK5703] ms1537-e-00 2013/05 - 11 - parameter symbol min typ max unit pll slave mode (pll reference clock = bick pin) mcko output timing frequency fmck 0.256 - 12.288 mhz duty cycle dmck 40 50 60 % lrck input timing frequency fs 8 - 48 khz stereo mode: duty cycle duty 45 - 55 % tdm64 mode: i 2 s compatible: pulse width low tlrckl 1/(64fs) - 63/(64fs) s msb justified: pulse width high tlrckh 1/(64fs) - 63/(64fs) s tdm128 mode: i 2 s compatible: pulse width low tlrckl 1/(128fs) - 127/(128fs) s msb justified: pulse width high tlrckh 1/(128fs) - 127/(128fs) s bick input timing period stereo mode pll3-0 bits = ?0010? tbck - 1/(32fs) - s pll3-0 bits = ?0011? tbck - 1/(64fs) - s tdm64 mode pll3-0 bits = ?0011? tbck - 1/(64fs) - s tdm128 mode pll3-0 bits = ?0001? tbck - 1/(128fs) - s pulse width low tbckl 0.4 x tbck - - s pulse width high tbckh 0.4 x tbck - - s external slave mode mcki input timing frequency 256fs fclk 2.048 - 12.288 mhz 512fs fclk 4.096 - 12.288 mhz 1024fs fclk 8.192 - 12.288 mhz pulse width low tclkl 0.4/fclk - - s pulse width high tclkh 0.4/fclk - - s lrck input timing frequency 256fs fs 8 - 48 khz 512fs fs 8 - 24 khz 1024fs fs 8 - 12 khz stereo mode: duty cycle duty 45 - 55 % tdm64 mode: i 2 s compatible: pulse width low tlrckl 1/(64fs) - 63/(64fs) s msb justified: pulse width high tlrckh 1/(64fs) - 63/(64fs) s tdm128 mode: i 2 s compatible: pulse width low tlrckl 1/(128fs) - 127/(128fs) s msb justified: pulse width high tlrckh 1/(128fs) - 127/(128fs) s bick input timing period stereo mode tbck 325.52 - - ns tdm mode tbck 162.76 - - ns pulse width low stereo mode tbckl 130 - - ns tdm mode tbckl 65 - - ns pulse width high stereo mode tbckh 130 - - ns tdm mode tbckh 65 - - ns
[AK5703] ms1537-e-00 2013/05 - 12 - parameter symbol min typ max unit external master mode mcki input timing frequency 256fs fclk 2.048 - 12.288 mhz 512fs fclk 4.096 - 12.288 mhz 1024fs fclk 8.192 - 12.288 mhz pulse width low tclkl 0.4/fclk - - s pulse width high tclkh 0.4/fclk - - s lrck output timing frequency fs 8 - 48 khz stereo mode: duty cycle duty - 50 - % tdm64, tdm128 mode: i 2 s compatible: pulse width low tlrckl - 1/(4fs) - s msb justified: pulse width high tlrckh - 1/(4fs) - s bick output timing period bcko1-0 bits = ?00? tbck - 1/(32fs) - s bcko1-0 bits = ?01? tbck - 1/(64fs) - s bcko1-0 bits = ?10? (tdm128 mode) tbck - 1/(128fs) - s duty cycle dbck - 50 - % audio interface timing (left justified & i 2 s) master mode bick ? ? to lrck edge ( note 15 ) tmblr ? 40 - 40 ns lrck edge to sdto (msb) (except i 2 s mode) tlrd ? 70 - 70 ns bick ? ? to sdto tbsd ? 70 - 70 ns slave mode lrck edge to bick ? ? ( note 15 ) tlrb 50 - - ns bick ? ? to lrck edge ( note 15 ) tblr 50 - - ns lrck edge to sdto (msb) (except i 2 s mode) tlrd - - 80 ns bick ? ? to sdto tbsd - - 80 ns audio interface timing (tdm64 mode) master mode bick ? ? to lrck tmblr -40 - 40 ns bick ? ? to sdtob ( note 16 ) tbsd -70 - 70 ns slave mode lrck edge to bick ? ? ( note 15 ) tlrb 50 - - ns bick ? ? to lrck edge ( note 15 ) tblr 50 - - ns bick ? ? to sdtob ( note 16 ) tbsd - - 80 ns audio interface timing (tdm128 mode) master mode bick ? ? to lrck tmblr -24 - 24 ns bick ? ? to sdtob ( note 16 ) tbsd -40 - 40 ns slave mode lrck edge to bick ? ? ( note 15 ) tlrb 40 - - ns bick ? ? to lrck edge ( note 15 ) tblr 40 - - ns bick ? ? to sdtob ( note 16 ) tbsd - - 50 ns note 15. bick rising edge must not occur at the same time as lrck edge. note 16. sdtoa is fixed to ?l?.
[AK5703] ms1537-e-00 2013/05 - 13 - parameter symbol min typ max unit control interface ti ming (3-wire mode): cclk period tcck 200 - - ns cclk pulse width low tcckl 80 - - ns pulse width high tcckh 80 - - ns cdtio setup time tcds 40 - - ns cdtio hold time tcdh 40 - - ns csn ?h? time tcsw 150 - - ns csn edge to cclk ? ? ( note 17 ) tcss 50 - - ns cclk ? ? to csn edge ( note 17 ) tcsh 50 - - ns cclk ? ? to cdtio (at read command) tdcd - - 70 ns csn ? ? to cdtio (hi-z) (at read command) ( note 19 ) tccz - - 70 ns control interface timing (i 2 c bus mode ) ( note 18 ) scl clock frequency fscl - - 400 khz bus free time between transmissions tbuf 1.3 - - s start condition hold time (prior to first clock pulse) thd:sta 0.6 - - s clock low time tlow 1.3 - - s clock high time thigh 0.6 - - s setup time for repeated start condition tsu:sta 0.6 - - s sda hold time from scl falling ( note 20 ) thd:dat 0 - - s sda setup time from scl rising tsu:dat 0.1 - - s rise time of both sda and scl lines tr - - 0.3 s fall time of both sda and scl lines tf - - 0.3 s setup time for stop condition tsu:sto 0.6 - - s pulse width of spike noise suppressed by input filter tsp 0 - 50 ns capacitive load on bus cb - - 400 pf power-down & reset timing pdn accept pulse width ( note 21 ) tapd 1.0 - - s pdn reject pulse width ( note 21 ) trpd - - 50 ns pmadal or pmadar or pmadbl or pmadbr ? ? to sdto valid ( note 22 ) adrsta/b1-0 bits = ?00? tpdv - 1059 - 1/fs adrsta/b1-0 bits = ?01? tpdv - 267 - 1/fs adrsta/b1-0 bits = ?10? tpdv - 2115 - 1/fs adrsta/b1-0 bits = ?11? tpdv - 531 - 1/fs note 17. cclk rising edge must not occur at the same time as csn edge. note 18. i 2 c-bus is a trademark of nxp b.v. note 19. r l =1k ? /10% change (pull-up to tvdd) note 20. data must be held for sufficient time to bridge the 300 ns transition time of scl. note 21. the AK5703 can be reset by bringing the pdn pin ?l? upon power-up. the pdn pin must held ?l? for more than 1s for a certain reset. the AK5703 is not reset by the ?l? pulse less than 50ns. note 22. this is the count of lrck ? ? from the pmadal, pmadar, pmadbl or pmadbr bit = ?1?.
[AK5703] ms1537-e-00 2013/05 - 14 - timing diagram bick 1/fclk mcki tclkh tclkl vih vil 1/fmck mcko tmckl 50%tvdd tbck tbckh tbckl 50%tvdd dbck = tbckh / tbck x 100 tbckl / tbck x 100 dmck = tmckl x fmck x 100 lrck 1/fs tlrckh tlrckl 50%tvdd duty = tlrckh x fs x 100 tlrckl x fs x 100 note 23. mcko is not available at ext master mode. figure 2. clock timing (pll/ext master mode) 1/fclk mcki tclkh tclkl vih vil 1/fs lrck vih vil tbck bick tbckh tbckl vih vil tlrckh tlrckl fmck mcko tmckl 50%tvdd dmck = tmckl x fmck x 100 duty = tlrckh x fs x 100 = tlrckl x fs x 100 note 24. the mcki pin is ?l? level when pll reference clock is the bick pin. figure 3. clock timing (pll slave mode)
[AK5703] ms1537-e-00 2013/05 - 15 - 1/fclk mcki tclkh tclkl vih vil 1/fs lrck vih vil tbck bick tbckh tbckl vih vil tlrckh tlrckl duty = tlrckh x fs x 100 tlrckl x fs x 100 figure 4. clock timing (ext slave mode) lrck bick 50%tvdd sdtoa sdtob tbsd 50%tvdd tmblr 50%tvdd dbck tlrd figure 5. audio interface timing (pll/ ext master mode & normal mode) lrck bick 50%tvdd sdtob tbsd 50%tvdd tmblr 50%tvdd dbck figure 6. audio interface timing (p ll/ext master mode & tdm mode)
[AK5703] ms1537-e-00 2013/05 - 16 - lrck bick 50%tvdd sdtoa sdtob tbsd vih tblr tlrb vil vih vil msb tlrd figure 7. audio interface timing (p ll/ext slave mode & normal mode) lrck bick 50%tvdd sdtob tbsd vih tblr tlrb vil vih vil figure 8. audio interface timing (pll/ext slave mode & tdm mode) csn cclk cdtio tcck vih tcsh tcss vil vih vil tcds tcckl tcckh r/w a5 tcdh vih vil figure 9. write command input timing
[AK5703] ms1537-e-00 2013/05 - 17 - csn cclk cdtio vih vil vih vil tcss tcsh d1 vih vil tcsw d2 d0 figure 10. write data input timing csn cclk cdtio vih vil vih vil tccz tdcd d1 50% tvdd hi-z d2 d0 clock, h or l figure 11. read data output timing stop start start stop thigh thd:dat sda scl tbuf tlow tr tf tsu:dat vih vil thd:sta tsu:sta vih vil tsu:sto tsp figure 12. i 2 c bus mode timing
[AK5703] ms1537-e-00 2013/05 - 18 - pmadal bit or pmadar bit or pmadbl bit or pmadbr bit tpdv sdtoa sdtob 50%tvdd figure 13. power down & reset timing 1 tapd pdn vil trpd figure 14. power down & reset timing 2
[AK5703] ms1537-e-00 2013/05 - 19 - operation overview system clock there are the following five clock modes to interface with external devices ( table 1 , table 2 ). mode pmpll bit m/s bit pll3-0 bits figure pll master mode ( note 25 ) 1 1 table 4 figure 15 pll slave mode 1 (pll reference clock: mcki pin) 1 0 table 4 figure 16 pll slave mode 2 (pll reference clock: bick pin) 1 0 table 4 figure 17 ext slave mode 0 0 x figure 18 ext master mode 0 1 x figure 19 note 25. if m/s bit = ?1?, pmpll bit = ?0? and mcko bit = ?1? during the setting of pll master mode, the invalid clocks are output from the mcko pin. table 1. clock mode setting (x: don?t care) mode mcko bit mcko pin mcki pin bick pin lrck pin 0 ?l? pll master mode 1 selected by ps1-0 bits selected by pll3-0 bits output (selected by bcko1-0 bits) output (1fs) 0 ?l? pll slave mode 1 (pll reference clock: mcki pin) 1 selected by ps1-0 bits selected by pll3-0 bits input ( 32fs) input (1fs) 0 ?l? pll slave mode 2 (pll reference clock: bick pin) 1 selected by ps1-0 bits gnd input (selected by pll3-0 bits) input (1fs) 0 ?l? ext slave mode 1 n/a selected by cm1-0 bits input ( 32fs) input (1fs) 0 ?l? ext master mode 1 n/a selected by cm1-0 bits output (selected by bcko1-0 bits) output (1fs) table 2. clock pins state in clock mode (n/a: not available) master mode/slave mode the m/s bit selects either master or sl ave mode. m/s bit = ?1? selects master m ode and ?0? selects slave mode. when the AK5703 is in power-down mode (pdn pin = ?l?) and when ex its reset state, the AK5703 is in slave mode. after exiting reset state, the AK5703 goes to mast er mode by changing m/s bit = ?1?. when the AK5703 is in master mode, the lrck and bick pins are a hi-z state until m/s bit becomes ?1?. the lrck and bick pins of the AK5703 must be pulled-down or pulled-up by a resistor (about 100k ) externally to avoid the floating state. m/s bit mode 0 slave mode (default) 1 master mode table 3. select master/slave mode
[AK5703] ms1537-e-00 2013/05 - 20 - pll mode when pmpll bit is ?1?, a fully integrated analog phase locked loop (p ll) circuit generates a clock that is selected by the pll2-0 and fs3-0 bits. the pll lock times, when the AK5703 is supplied stable clocks or the sampling frequency is changed after pll is powered-up (pmpll bit = ?0? ?1?), are shown in table 4 . 1) pll mode setting mode pll3 bit pll2 bit pll1 bit pll0 bit pll reference clock input pin input frequency pll lock time (max) 1 0 0 0 1 bick pin 128fs 2ms 2 0 0 1 0 bick pin 32fs 2ms 3 0 0 1 1 bick pin 64fs 2ms 4 0 1 0 0 mcki pin 11.2896mhz 10ms 5 0 1 0 1 mcki pin 12.288mhz 10ms 6 0 1 1 0 mcki pin 12mhz 10ms (default) 7 0 1 1 1 mcki pin 24mhz 10ms 8 1 0 0 0 mcki pin 19.2mhz 10ms 10 1 0 1 0 mcki pin 13mhz 10ms 11 1 0 1 1 mcki pin 26mhz 10ms 12 1 1 0 0 mcki pin 13.5mhz 10ms 13 1 1 0 1 mcki pin 27mhz 10ms others others n/a table 4. setting of pll mode (fs: sampling frequency), (n/a: not available) 2) setting of sampling frequency in pll mode when the pll reference clock input is the mcki pin or the bick pin, the sampling frequency is selected by fs3-0 bits as defined in table 5 . mode fs3 bit fs2 bit fs1 bit fs0 bit sampling frequency ( note 26 ) 0 0 0 0 0 8khz mode 1 0 0 0 1 12khz mode 2 0 0 1 0 16khz mode 3 0 0 1 1 24khz mode 5 0 1 0 1 11.025khz mode 7 0 1 1 1 22.05khz mode 10 1 0 1 0 32khz mode 11 1 0 1 1 48khz mode 15 1 1 1 1 44.1khz mode (default) others others n/a table 5. setting of sampling frequency at pmpll bit = ?1? (n/a: not available) note 26. when the mcki pin is the pll reference clock input, the sampling frequency generated by pll differs from the sampling frequency of mode name in some combinations of mcki frequency(pll3-0 bits) and sampling frequency (fs3-0 bits). refer to table 6 for the details of sampling frequency. in master mode, lrck and bick output frequency correspond to sampling frequencies shown in table 6 . when the bick pin is the pll reference clock input, the sampling frequency generated by pll is the same sampling frequency of mode name.
[AK5703] ms1537-e-00 2013/05 - 21 - input frequency sampling frequency sampling frequency mcki[mhz] mode generated by pll [khz]( note 27 ) 11.2896 8khz mode 8.000000 12khz mode 12.000000 16khz mode 16.000000 24khz mode 24.000000 32khz mode 32.000000 48khz mode 48.000000 11.025khz mode 11.025000 22.05khz mode 22.050000 44.1khz mode 44.100000 12.288 8khz mode 8.000000 12khz mode 12.000000 16khz mode 16.000000 24khz mode 24.000000 32khz mode 32.000000 48khz mode 48.000000 11.025khz mode 11.025000 22.05khz mode 22.050000 44.1khz mode 44.100000 12 8khz mode 8.000000 12khz mode 12.000000 16khz mode 16.000000 24khz mode 24.000000 32khz mode 32.000000 48khz mode 48.000000 11.025khz mode 11.024877 22.05khz mode 22.049753 44.1khz mode 44.099507 24 8khz mode 8.000000 12khz mode 12.000000 16khz mode 16.000000 24khz mode 24.000000 32khz mode 32.000000 48khz mode 48.000000 11.025khz mode 11.024877 22.05khz mode 22.049753 44.1khz mode 44.099507 sampling frequency that differs from sampling frequency of mode name note 27. these are rounded off to six decimal places. table 6. sampling frequency at pll mode (reference clock is mcki)
[AK5703] ms1537-e-00 2013/05 - 22 - input frequency sampling frequency sampling frequency mcki[mhz] mode generated by pll [khz]( note 27 ) 19.2 8khz mode 8.000000 12khz mode 12.000000 16khz mode 16.000000 24khz mode 24.000000 32khz mode 32.000000 48khz mode 48.000000 11.025khz mode 11.025000 22.05khz mode 22.050000 44.1khz mode 44.100000 13 8khz mode 7.999786 12khz mode 11.999679 16khz mode 15.999572 24khz mode 23.999358 32khz mode 31.999144 48khz mode 47.998716 11.025khz mode 11.024877 22.05khz mode 22.049753 44.1khz mode 44.099507 26 8khz mode 7.999786 12khz mode 11.999679 16khz mode 15.999572 24khz mode 23.999358 32khz mode 31.999144 48khz mode 47.998716 11.025khz mode 11.024877 22.05khz mode 22.049753 44.1khz mode 44.099507 13.5 8khz mode 8.000300 12khz mode 12.000451 16khz mode 16.000601 24khz mode 24.000901 32khz mode 32.001202 48khz mode 48.001803 11.025khz mode 11.025218 22.05khz mode 22.050436 44.1khz mode 44.100871 27 8khz mode 8.000300 12khz mode 12.000451 16khz mode 16.000601 24khz mode 24.000901 32khz mode 32.001202 48khz mode 48.001803 11.025khz mode 11.025218 22.05khz mode 22.050436 44.1khz mode 44.100871 sampling frequency that differs from sampling frequency of mode name note 27. these are rounded off to six decimal places. table 6. sampling frequency at pll mode (reference clock is mcki)
[AK5703] ms1537-e-00 2013/05 - 23 - pll unlock state 1) pll master mode (pmpll bit = ?1?, m/s bit = ?1?) in this mode, the lrck and bick pin go to ?l?, and an irregular frequency clock is output from the mcko pin when mcko bit is ?1? before the pll goes to lock state after pmpll bit = ?0? ? ?1?. if mcko bit is ?0?, the mcko pin outputs ?l? ( table 7 ). after the pll is locked, a first period of lrck and bick may be invalid clock, but these clocks return to normal state after a period of 1/fs. when sampling frequency is changed, bick and lrck pins do not output irregular frequency clocks but go to ?l? by setting pmpll bit ?0?. mcko pin pll state mcko bit = ?0? mcko bit = ?1? bick pin lrck pin after that pmpll bit ?0? : ?1? ?l? output invalid ?l? output ?l? output pll unlock (except above case) ?l ? output invalid invalid invalid pll lock ?l? output table 9 table 10 1fs output table 7. clock operation at pll master mode (pmpll bit = ?1?, m/s bit = ?1?) 2) pll slave mode (pmpll bit = ?1?, m/s bit = ?0?) in this mode, an invalid clock is output from the mcko pi n before the pll goes to lock state after pmpll bit = ?0? : ?1?. then, the clock selected by table 9 is output from the mcko pin when pll is locked. adc output invalid data when the pll is unlocked. mcko pin pll state mcko bit = ?0? mcko bit = ?1? after that pmpll bit ?0? : ?1? ?l? output invalid pll unlock (except above case) ?l? output invalid pll lock ?l? output table 9 table 8. clock operation at pll slave mode (pmpll bit = ?1?, m/s bit = ?0?)
[AK5703] ms1537-e-00 2013/05 - 24 - pll master mode (pmpll bit = ?1?, m/s bit = ?1?) when an external clock (11.2896mhz, 12mhz, 12.288mhz, 13mhz, 13.5mhz, 19.2mhz, 24mhz, 26mhz or 27mhz) is input to the mcki pin, the internal pll circuit generates mcko, bick and lrck clocks. the mcko output frequency is selected by ps1-0 bits ( table 9 ) and the output is enabled by mcko bit. the bick output frequency is selected between 32fs, 64fs or 128fs, by bcko1-0 bits ( table 10 ). 32fs, 64fs or 64fs(tdm64) or 128fs(tdm128) AK5703 dsp or p mcko bick lrck sdtoa/b bclk lrck sdti mcki 1fs 256fs/128fs/64fs/32fs 11.2896mhz, 12mhz, 12.288mhz, 13mhz 13.5mhz, 19.2mhz, 24mhz, 26mhz, 27mhz mclk figure 15. pll master mode mode ps1 bit ps0 bit mcko pin 0 0 0 256fs (default) 1 0 1 128fs 2 1 0 64fs 3 1 1 32fs table 9. mcko output frequency (pll mode, mcko bit = ?1?) mode bcko1 bit bcko0 bit bick output frequency 0 0 0 32fs (default) 1 0 1 64fs 2 1 0 128fs (tdm128 mode) 3 1 1 n/a note 28. 128fs is only available in tdm mode. table 10. bick output frequency at master mode (n/a: not available)
[AK5703] ms1537-e-00 2013/05 - 25 - pll slave mode (pmpll bit = ?1?, m/s bit = ?0?) a reference clock of pll is selected among the input clocks to mcki or bick pin. the required clock to the AK5703 is generated by an internal pll circuit. input frequency is selected by pll3-0 bits ( table 4 ). a) pll slave mode 1 (pll reference clock: mcki pin) the bick and lrck inputs must be synchronized with mcko output. the phase between mcko and lrck is not important. the mcko pin outputs the frequency selected by ps1-0 bits ( table 9 ) and the output is enabled by mcko bit. sampling frequency can be selected by fs3-0 bits ( table 5 ). 32fs or 64fs(tdm64) or 128fs(tdm128) AK5703 dsp or p mcko bick lrck sdtoa/b bclk lrck sdti mcki 1fs mclk 256fs/128fs/64fs/32fs 11.2896mhz, 12mhz, 12.288mhz, 13mhz 13.5mhz, 19.2mhz, 24mhz, 26mhz, 27mhz figure 16. pll slave mode 1 (pll reference clock: mcki pin) b) pll slave mode 2 (pll reference clock: bick pin) the sampling frequency corresponds to a range from 8khz to 48khz by changing fs3-0 bits ( table 5 ). the mcko output frequency is selected by ps1-0 bits ( table 9 ) and the output is enabled by mcko bit. AK5703 dsp or p mcki bick lrck sdtoa/b bclk lrck sdti 1fs mcko mclk 256fs/128fs/64fs/32fs 32fs, 64fs or 64fs(tdm64) or 128fs(tdm128) figure 17. pll slave mode 2 (pll reference clock: bick pin)
[AK5703] ms1537-e-00 2013/05 - 26 - ext slave mode (pmpll bit = ?0?, m/s bit = ?0?) when pmpll bit is ?0?, the AK5703 becomes ext mode. master clock can be input to the internal adc directly from the mcki pin without internal pll circuit operation. this m ode is compatible with i/f of a normal audio codec. the clocks required to operate the AK5703 are mcki (256fs, 512fs or 1024fs), lrck (fs) and bick ( 32fs). the master clock (mcki) must be synchronized with lrck. the phase between these clocks is not important. the input frequency of mcki is selected by cm1-0 bits ( table 11 ) and sampling frequency is selected by fs3-0 bits ( table 12 ). mode cm1 bit cm0 bit mcki input frequency sampling frequency range 0 0 0 256fs 24khz 48khz (default) 1 0 1 512fs 8khz 24khz 2 1 0 1024fs 8khz 12khz 3 1 1 256fs 8khz 24khz table 11. mcki frequency at ext slave mode (pmpll bit = ?0?, m/s bit = ?0?) mode fs3 bit fs2 bit fs1 bit fs0 bit sampling frequency 0 0 0 0 0 8khz 1 0 0 0 1 12khz 2 0 0 1 0 16khz 3 0 0 1 1 24khz 5 0 1 0 1 11.025khz 7 0 1 1 1 22.05khz 10 1 0 1 0 32khz 11 1 0 1 1 48khz 15 1 1 1 1 44.1khz (default) others others n/a table 12. setting of sampling frequency (n/a: not available) AK5703 dsp or p mcki bick lrck sdtoa/b bclk lrck sdti mcko 1fs 32fs or 64fs(tdm64) or 128fs(tdm128) mclk 256fs,512fs or 1024fs figure 18. ext slave mode
[AK5703] ms1537-e-00 2013/05 - 27 - ext master mode (pmpll bit = ?0?, m/s bit = ?1?) the AK5703 becomes ext master mode by se tting pmpll bit = ?0? and m/s bit = ?1?. master clock can be input to the internal adc directly from the mcki pin without the internal pll circuit operation. the clock required to operate is mcki (256fs, 512fs, or 1024fs). the input frequency of mcki is selected by cm1-0 bits ( table 13 ) and sampling frequency is selected by fs3-0 bits ( table 14 ). the bick output frequency is selected between 32fs, 64fs or 128fs, by bcko1-0 bits ( table 15 ). mode cm1 bit cm0 bit mcki input frequency sampling frequency range 0 0 0 256fs 24khz 48khz (default) 1 0 1 512fs 8khz 24khz 2 1 0 1024fs 8khz 12khz 3 1 1 256fs 8khz 24khz table 13. mcki frequency at ext master mode (pmpll bit = ?0?, m/s bit = ?1?) mode fs3 bit fs2 bit fs1 bit fs0 bit sampling frequency 0 0 0 0 0 8khz 1 0 0 0 1 12khz 2 0 0 1 0 16khz 3 0 0 1 1 24khz 5 0 1 0 1 11.025khz 7 0 1 1 1 22.05khz 10 1 0 1 0 32khz 11 1 0 1 1 48khz 15 1 1 1 1 44.1khz (default) others others n/a table 14. setting of sampling frequency (n/a: not available) 32fs, 64fs or 64fs(tdm64) or 128fs(tdm128) AK5703 dsp or p mcki bick lrck sdtoa/b bclk lrck sdti mcko 1fs mclk 256fs, 512fs or 1024fs figure 19. ext master mode mode bcko1 bit bcko0 bit bick output frequency 0 0 0 32fs (default) 1 0 1 64fs 2 1 0 128fs (tdm128 mode) 3 1 1 n/a note 28. 128fs is only available in tdm mode. table 15. bick output frequency at master mode (n/a: not available)
[AK5703] ms1537-e-00 2013/05 - 28 - system reset upon power-up, the AK5703 must be reset by bringing the pdn pin = ?l?. this reset is released when a dummy command is input after the pdn pin = ?h?. this ensures that all internal registers reset to their initial value. dummy command is executed by writing all ?0? to the register address 00h (in fact, after 16 times rising edge of cclk/scl.). it is recommended to set the pdn pin = ?l? before power up the AK5703. csn cclk 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 cdtio r/w ?l? a2 a3 a1 a0 a4 d7 d6 d5 d4 d3 d2 d1 d0 a5 r/w: read/write (?1?: write, ?0?: read) a5-a0: register address (00h) d7-d0: control data (input), (00h) ?h? or ?l? ?h? or ?l? ?h? or ?l? ?h? or ?l? figure 20. dummy command in 3-wired serial mode in i 2 c mode, the AK5703 does not return an ack after receivi ng a slave address by a dummy command as shown in figure 21 . therefore, the slave address n eeds to be sent twice if the i 2 c transmitting stops after the first slave address. in the actual case, initializing cycle starts by 16 scl clocks dur ing the pdn pin = ?h? regardless of the sda line. executing a write or read command to the other de vice that is connected to the same i 2 c-bus also resets the AK5703. sda s r/w = ?0? s t a r t slave address sub address (00h) data (00h) p n a c k n a c k n a c k s t o p figure 21. dummy command in i 2 c-bus mode the adca enters an initialization cycle when the pmadal or pmadar bit is changed from ?0? to ?1? on the condition of pmadal = pmadar bits = ?0?. the initialization cycle time is set by adrsta1-0 bits ( table 16 ).the adcb enters an initialization cycle when the pmadbl or pmad br bit is changed from ?0? to ?1? on the condition of pmadbl = pmadbr bits = ?0?. the initialization cycle time is set by adrstb1-0 bits ( table 16 ). during the initialization cycle, the adc digital data outputs of both channels are forced to a 2's complement, ?0?. the adc output reflects the analog input signal after the initialization cycle is complete. note 29. the initial data of adc has offset data that depend s on the condition of the micropho ne and the cut-off frequency of hpf. if this offset is not small, make initialization cycle longer by setting adrsta/b1-0 bits or do not use the initial data of adc. initialization cycle adrsta1 bit adrstb1 bit adrsta0 bit adrstb0 bit cycle fs = 44.1khz fs = 22.05khz fs = 11.025khz 0 0 1059/fs 24.0ms 48.0ms 96.1ms (default) 0 1 267/fs 6.1ms 12.1ms 24.2ms 1 0 2115/fs 48.0ms 95.9ms 191.8ms 1 1 531/fs 12.0ms 24.1ms 48.2ms table 16. adc initialization cycle
[AK5703] ms1537-e-00 2013/05 - 29 - audio interface format eight types of data formats are available and se lected by setting the tdm1-0 and dif1-0 bits ( table 17 , table 18 and table 19 ). in all modes, the serial data is msb first, 2?s complement format. audio interface formats can be used in both master and slave modes. lrck and bick are output from the AK5703 in master mode, but must be input to the AK5703 in slave mode. the sdto is clocked out on the falling edge (? ?) of bick. in tdm64 mode at master operation, bick output frequency is set 64fs by bcko1-0 bits = ?01?. in tdm128 mode at master operation, bick output frequency is set 128fs by bcko1-0 bits = ?10?. in tdm mode, sdtob outputs 4-ch data and sdtoa is fixed ?l? output. mode tdm1 bit tdm0 bit dif1 bit dif0 bit sdtoa/b bick figure 0 0 0 0 0 16bit msb justified 32fs figure 22 1 0 0 0 1 16bit i 2 s compatible 32fs figure 23 2 0 0 1 0 24bit msb justified 48fs figure 24 3 0 0 1 1 24bit i 2 s compatible 48fs figure 25 (default) table 17. audio interface format (stereo mode) (n/a: not available) mode tdm1 bit tdm0 bit dif1 bit dif0 bit sdtob bick figure 4 0 1 0 0 n/a - - 5 0 1 0 1 n/a - - 6 0 1 1 0 16bit msb justified 64fs figure 26 7 0 1 1 1 16bit i 2 s compatible 64fs figure 27 table 18. audio interface format (tdm64 mode) (n/a: not available) mode tdm1 bit tdm0 bit dif1 bit dif0 bit sdtob bick figure 8 1 1 0 0 n/a - - 9 1 1 0 1 n/a - - 10 1 1 1 0 24bit msb justified 128fs figure 28 11 1 1 1 1 24bit i 2 s compatible 128fs figure 29 table 19. audio interface format (tdm128 mode) (n/a: not available) if 24 or 16-bit data, the output of adc, is converted to an 8-bit data by removing lsb 16 or 8-bit, ? ? 1? data is converted to ? ? 1? of 8-bit data. and when the dac playbacks this 8-bit data, ? ? 1? of 8-bit data will be converted to ? ? 65536? or ?-256?of 24 or 16-bit data which is a large offset. this offset can be removed by adding the offset of ?32768? or ?128? to 24 or 16-bit data, receptively before converting to 8-bit data.adc.
[AK5703] ms1537-e-00 2013/05 - 30 - 0 1 2 9 10 12 13 15 0 15 1 14 4 8 7 6 0 3 2 11 14 1 5 15 14 4 8 7 6 0 3 2 1 5 15 13 0 1 2 3 14 15 17 18 31 0 1 2 14 15 17 18 31 0 15 1 14 0 15 14 1 2 21 15 15:msb, 0:lsb lch data rch data 2 1 13 16 0 16 3 13 3 13 13 lrck bick(32fs) sdtoa/b bick ( 64fs ) sdtoa/b 0 1 2 9 10 12 13 15 11 14 3 figure 22. mode 0 timing (stereo mode, 16bit msb justified) 0 1 2 4 10 12 13 15 0 1 2 4 10 12 13 15 0 0 1 15 5 13 7 7 1 4 3 11 14 2 6 0 15 5 13 7 7 1 4 3 2 6 14 11 0 13 0 1 2 3 15 17 18 31 0 1 2 4 15 17 18 31 0 1 15 0 15 13 2 1 15:msb, 0:lsb lch data rch data 2 1 14 16 0 16 3 14 14 3 2 14 3 4 lrck bick(32fs) sdtoa/b bick(64fs) sdtoa/b figure 23. mode 1 timing (stereo mode, 16bit i 2 s compatible) 0 1 2 17 18 20 21 23 0 1 2 17 18 20 21 23 0 23 1 22 4 8 7 6 0 3 2 19 22 1 5 23 22 4 8 7 6 0 3 2 1 5 22 19 23 13 0 1 2 3 22 23 25 26 31 0 1 2 22 23 25 26 31 0 23 1 22 0 23 22 1 2 21 23 23:msb, 0:lsb lch data rch data 2 1 21 24 0 24 3 21 3 21 21 3 lrck bick(48fs) sdtoa/b bick ( 64fs ) sdtoa/b figure 24. mode 2 timing (stereo mode, 24bit msb justified)
[AK5703] ms1537-e-00 2013/05 - 31 - 0 1 2 4 18 20 21 23 0 1 2 4 18 20 21 23 0 0 1 23 5 21 7 7 1 4 3 19 22 2 6 0 23 5 21 7 7 1 4 3 2 6 22 19 0 21 0 1 2 3 22 24 25 31 0 1 2 4 22 24 25 31 0 1 23 0 23 21 2 1 23:msb, 0:lsb lch data rch data 2 1 22 23 0 23 3 22 22 3 2 22 3 4 lrck bick(48fs) sdtoa/b bick(64fs) sdtoa/b figure 25. mode 3 timing (stereo mode, 24bit i 2 s compatible) 15 bick sdtob 14 0 l1 16 bick 64 bick 14 0 r1 16 bick 14 15 15 lrck(m) l2 16 bick r2 16 bick 15 14 0 14 0 15 lrck(s) figure 26. mode 6 timing (tdm64 mode, msb justified) 15 bick sdtob 14 0 l1 16 bick 64 bick 14 0 r1 16 bick 15 15 lrck(m) l2 16 bick r2 16 bick 15 14 0 14 0 15 lrck(s) figure 27. mode 7 timing (tdm64 mode, i 2 s compatible)
[AK5703] ms1537-e-00 2013/05 - 32 - 23 bick sdtob 22 0 l1 32 bick 128 bick 22 0 r1 32 bick 22 23 23 lrck(m) l2 32 bick r2 32 bick 23 22 0 22 0 23 lrck(s) figure 28. mode 10 timing (tdm128 mode, msb justified) 23 bick sdtob 22 0 l1 32 bick 128 bick 22 0 r1 32 bick 23 23 lrck(m) l2 32 bick r2 32 bick 23 22 0 22 0 23 lrck(s) figure 29. mode 11 timing (tdm128 mode, i 2 s compatible)
[AK5703] ms1537-e-00 2013/05 - 33 - microphone/line input the AK5703 can be selected single-ended or full differential inputs. when mdifa1, mdifa2, mdifb1 and mdifb2 bits are ?0?, lin1, rin1, lin2 and rin2 pins support single-ended inputs (). when mdifa1, mdifa2, mdifb1 and mdifb2 bits are ?1?, lin1, rin1, lin2 and rin2 pins become lina+, rina+, linb+ and rinb+ pins, respectively. in this case, full-differential input is available in combination with lina ? , rina ? , linb ? and rinb ? pins, respectively ( figure 31 ). mdifa1 bit mdifa2 bit lch rch 0 lin1 rin1 (default) 0 1 lin1 rina+/ ? 0 lina+/ ? rin1 1 1 lina+/ ? rina+/ ? table 20. adca mic/line input select mdifb1 bit mdifb2 bit lch rch 0 lin2 rin2 (default) 0 1 lin2 rinb+/ ? 0 linb+/ ? rin2 1 1 linb+/ ? rinb+/ ? table 21. adcb mic/line input select microphone gain amplifier the AK5703 has a gain amplifier for microphone input. the gain of mic-amp lch and rch is independently selected by the mgaina2-0 and mgainb2-0 bits ( table 22 ). the typical input resistance is 100k . mgaina2 bit mgainb2 bit mgaina1 bit mgainb1 bit mgaina0 bit mgainb0 bit input gain 0 0 0 0db 0 0 1 +8db 0 1 0 +12db 0 1 1 +15db 1 0 0 +18db 1 0 1 +24db 1 1 0 +30db (default) 1 1 1 +36db table 22. microphone input gain
[AK5703] ms1537-e-00 2013/05 - 34 - microphone power when pmmpa bit (pmmpb bit) = ?1?, the mpwra pin (mpwrb pin) supplies power for the microphone independently. this output voltage is typically 2.4v (0.8 x avdd) and the load resistance is minimum 0.5k . in case of using two sets of stereo microphones, the load resistance is minimum 2k for each channel. any capacitor must not be connected directly to th e mpwra and mpwrb pins ( figure 30 , figure 31 ). pmmpa bit pmmpb bit mpwra pin mpwrb pin 0 hi-z (default) 1 output table 23. microphone power linx pin inx ? pin mpwrx pin AK5703 mic-amp 2.2k 1nf rinx pin inx ? pin mic-amp 2.2k 1nf mic-power figure 30. connection example for single-ended microphone input inx+ pin inx ? pin mpwrx pin AK5703 mic-amp 1k 1k mic-power 1nf 1nf figure 31. connection example for full-differen tial microphone input (mdifx1/2 bits = ?1?)
[AK5703] ms1537-e-00 2013/05 - 35 - programmable output data delay output data is independently delayed in state of 64/fs befo re the decimation filter to adjust the phase shift of each 4ch analog inputs into 4ch adc. setting resolution of delay amount is 1/64fs and setting range is from 1/64fs to 64/64fs. delay function of lin1 channel, rin1 channel, lin2 ch annel and rin2 channel are independently controlled on/off by dly1l bit, dly1r bit, dly2l bit and dly2r bits, respec tively. when dlyxx bit = ?0?, data delay is disable. when dlyxx bit = ?1?, data delay is enable. dly1l5-0 bits: setting the amount of delay for lin1 channel. dly1r5-0 bits: setting the amount of delay for rin1 channel. dly2l5-0 bits: setting the amount of delay for lin2 channel. dly2r5-0 bits: setting the amount of delay for rin2 channel. ? modulator decimation filte r lin1 input 64fs delay dly1l bit, dly1l5-0 bits 1fs ? modulator decimation filte r rin1 input 64fs delay dly1r bit, dly1r5-0 bits 1fs ? modulator decimation filte r lin2 input 64fs delay dly2l bit, dly2l5-0 bits 1fs ? modulator decimation filte r rin2 input 64fs delay dly2r bit, dly2r5-0 bits 1fs figure 32. programmable output data delay dly1l5-0 bits dly1r5-0 bits dly2l5-0 bits dly2r5-0 bits delay 3fh 64/64fs 3eh 63/64fs 3dh 62/64fs : : 02h 3/64fs 01h 2/64fs 00h 1/64fs (default) table 24. programmable output data delay setting
[AK5703] ms1537-e-00 2013/05 - 36 - digital block the digital block consists of the blocks shown in figure 33 . when hpfada/b = hpf2a/b = lpfa/b bits = ?1?, hpf1a/b, hpf2a/b and lpfa/b are av ailable. when hpf2a/b = lpfa/b bits = ?0?, adca/b data bypass the hpf2a/b and lpfa/b and is input to alca/b. 1st order hpf1a adca alca (volume) 1st order hpf2a hpf2a bit hpfada bit hpf1a1-0 bits pmadal/r bit lpfa bit mixa mixa bit a lca bits mic sensitivity correction a mgal/r3-0 bits sdtoa 1st order hpf1b adcb alcb (volume) 1st order hpf2b hpf2b bit hpfadb bit hpf1b1-0 bits pmadbl/r bit lpfb bit mixb mixb bit a lcb bits mic sensitivity correction b mgbl/r3-0 bits sdtob 1st order lpfa 1st order lpfb (1) adca/b: includes the digital filter (lpf) for adc as shown in ? filter characteristics ? and the programmable output data delay as shown in ? programmable output data delay ?. (2) hpf1a/b: includes the digital filter (hpf) for adc as shown in ? digital hpf1a/b ?. (3) microphone sensitivity correction a/b: includes the microphone sensitivity correction as shown in ? microphone sensitivity correction ?. (4) mixa/b: mono/stereo mode (see ? mono/stereo mode (mixa/b) ?) (5) hpf2a/b: high pass filter (see ? high pass filter (hpf2a/b) ?) (6) lpfa/b: low pass filter (see ? low pass filter (lpfa/b) ?) (7) alca/b(volume): digital volume with alc function (see ? input digital volume (manual mode) ? and ? alc operation ?) figure 33. digital block path select
[AK5703] ms1537-e-00 2013/05 - 37 - digital hpf1a/b a digital high pass filter (hpf) is integrated for dc offset cancellation of the adc input. when hpfada/b bits = ?1?, hpf1a/b are available (while using adc, hpfada/b bit should be set to ?1?). the cut-off frequencies of the hpf1a (hpf1b) are set by hpf1a1-0 (hpf1b1-0) bits ( table 25 ). it is proportional to the sampling frequency (fs) and default is 3.4hz (@fs = 44.1khz). fc hpf1a1 bit hpf1b1 bit hpf1a0 bit hpf1b0 bit fs=44.1khz fs=22.05khz fs=11.025khz 0 0 3.4hz 1.7hz 0.85hz (default) 0 1 6.8hz 3.4hz 1.7hz 1 0 13.6hz 6.8hz 3.4hz 1 1 219.3hz 109.7hz 54.8hz table 25. hpf1a/b cut-off frequency microphone sensitivity correction the AK5703 has microphone sensitivity correction function cont rolled by mgxx3-0 bits. adca lch gain is controlled by mgal3-0 bits, adca rch gain is controlled by mgar3-0 bits, adcb lch gain is controlled by mgbl3-0 bits and adcb rch gain is controlled by mgbr3-0 bits ( table 26 ). mgal3-0 bits mgar3-0 bits mgbl3-0 bits mgbr3-0 bits gain (db) step 1000 +3 0111 +2.25 0110 +1.5 0101 +0.75 0100 0 0.75 (default) 0011 ?0.75 0010 ?1.5 0001 ?2.25 0000 ?3 others n/a table 26. microphone sensitivity correction (n/a: not available)
[AK5703] ms1537-e-00 2013/05 - 38 - mono/stereo mode (mixa/b) pmadal, pmadar and mixa bits select mono or stereo mode of adca output data. pmadbl, pmadbr and mixb bits select mono or stereo mode of adcb output data. alc operation (alca/b or alc4 bit = ?1?) or digital volume operation (alca/b = alc4 bits = ?0?) is applied to the data in table 27 and table 28 . pmadal bit pmadar bit mixa bit adca lch data adca rch data 0 0 x all ?0? all ?0? (default) 0 1 x rch input signal rch input signal 1 0 x lch input signal lch input signal 0 lch input signal rch input signal 1 1 1 (l+r)/2 (l+r)/2 table 27. adca mono/stereo mode (x: don?t care) pmadbl bit pmadbr bit mixb bit adcb lch data adcb rch data 0 0 x all ?0? all ?0? (default) 0 1 x rch input signal rch input signal 1 0 x lch input signal lch input signal 0 lch input signal rch input signal 1 1 1 (l+r)/2 (l+r)/2 table 28. adcb mono/stereo mode (x: don?t care) high pass filter (hpf2a/b) this is composed 1st order hpf. the coefficient of hpf2a is set by fa1a13-0 bits and fa1b13-0 bits. the coefficient of hpf2b is set by fb1a13-0 bits and fb1b13-0 bits. hpf2a bit controls on/off of the hpf2a and hpf2b bit controls on/off of the hpf2b. when the hpf2a/b is off, the audio data passes this block by 0db gain. the coefficient must be set when hpfa = hp f2b bits = ?0?. the hpf2a/b starts op eration 4/fs(max) after when hpf2a bit = ?1? (hpf2b bit = ?1?) is set. fs: sampling frequency fc: cut-off frequency register setting ( note 30 ) hpf: fx1a[13:0] bits =a, fx1b[13:0] bits =b (msb=fx1a13, fx1b13; lsb=fx1a0, fx1b0) a = 1 / tan ( fc/fs) 1 + 1 / tan ( fc/fs) b = 1 ? 1 / tan ( fc/fs) 1 + 1 / tan ( fc/fs) , transfer function h(z) = a 1 ? z ? 1 1 + bz ? 1 the cut-off frequency must be set as below. fc/fs 0.0001 (fc min = 4.41hz at 44.1khz)
[AK5703] ms1537-e-00 2013/05 - 39 - low pass filter (lpfa/b) this is composed with 1st order lpf. fa2a13-0 bits and fa 2b13-0 bits set the coefficient of lpfa. fb2a13-0 bits and fb2b13-0 bits set the coefficient of l pfb. lpfa bit controls on/off of the lpfa and lpfb bit controls on/off of the lpfb. when the lpfa/b is off, the audio data passes this block by 0db gain. the coefficient must be set when lpfa = lpfb bits = ?0?. the lpfa/b st arts operation 4/fs(max) after when lpfa bit = ?1? (lpfb bit = ?1?) is set. fs: sampling frequency fc: cut-off frequency register setting ( note 30 ) lpf: fx2a[13:0] bits =a, fx2b[13:0] bits =b (msb=fx2a13, fx2b13; lsb=fx2a0, fx2b0) a = 1 1 + 1 / tan ( fc/fs) b = 1 ? 1 / tan ( fc/fs) 1 + 1 / tan ( fc/fs) , transfer function h(z) = a 1 + z ? 1 1 + bz ? 1 the cut-off frequency must be set as below. fc/fs 0.05 (fc min = 2205hz at 44.1khz) note 30. [translation the filter coefficient calculated by th e equations above from real number to binary code (2?s complement)] x = (real number of filter coefficient calculated by the equations above) x 2 13 x must be rounded to integer, and then should be translated to binary code (2?s complement). msb of each filter coefficient se tting register is sign bit.
[AK5703] ms1537-e-00 2013/05 - 40 - alc operation the alc (automatic level control) is operated by alca (2ch) block when alca bit is ?1? and operated by alcb (2ch) block when alcb bit is ?1?. in this case, both lch and rch vol values are changed together. when alc4 bit = ?0? and alca = alcb bits =?1?, alc of adca and adcb are independently operated. when alc4 bit = ?1? regardless of alca and alcb bits, alc is operated for all 4ch of the adca and adcb. in this case, the vol value is always changed in common with all channels. 4ch link alc is operated by the register setting of adca (lmtha1-0, rgaina2-0, refa7-0 and rfsta1-0 bits). in this case, alc setting of adcb (lmthb1-0, rgainb2-0, refb7-0 and rfstb1-0 bits) is invalid. the alc block consists of these blocks shown below. alc limiter detection level and alc recovery wait counter reset level are monitored at level detection 2 block after eq bl ock. the level detection 1 block also monitors clipping detection level (+0.53dbfs). volume alc control level detection 2 eq input output level detection 1 figure 34. alc block the polar (fc 1 ) and zero-point (fc 2 ) frequencies of eq block are dependent on the sampling frequency. the coefficient is changed automatically according to the sampling frequency range setting. when alc eq block is off (alceq bit = ?1?), these level detection are off. sampling frequency range polar frequency (fc1) zero-point frequency (fc2) 8khz fs 12khz (fs1 bit = ?0?) 150hz 100hz fs=11.025khz 12khz < fs 24khz (fs3 bit = ?0?, fs1 bit = ?1?) 150hz 100hz fs=22.05khz 24khz < fs 48khz (fs3 bit = ?1?, fs1 bit = ?1?) 150hz 100hz fs=44.1khz table 29. alceq frequency setting fs: sampling frequency fc 1 : polar frequency fc 2 : zero-point frequency a = 10 k/20 x 1 + 1 / tan ( fc 2 /fs) 1 + 1 / tan ( fc 1 /fs) b = 1 ? 1 / tan ( fc 1 /fs) 1 + 1 / tan ( fc 1 /fs) , 1 ? 1 / tan ( fc 2 /fs) 1 + 1 / tan ( fc 1 /fs) , c = 10 k/2 0 x transfer function h(z) = a + c z ? 1 1 + bz ? 1
[AK5703] ms1537-e-00 2013/05 - 41 - [ alceq: first order zero pole high pass filter ] gain [db] 0db 100hz (fc 2 ) 150hz (fc 1 ) frequency [hz] -3.5db note 31. black: diagrammati c line, red: actual curve figure 35. frequency response (fs = 44.1khz) 1. alc limiter operation during 2ch link alc limiter operation, when either l or r channel output level exceeds the alc limiter detection level ( table 31 ), the vol value (same value for both l and r) is a ttenuated automatically according to the output level ( table 32 ). the volume is attenuated by the step amount shown in table 32 at every sampling. during 4ch link alc limiter operation, when either l or r channel output level of adca or adcb exceeds the alc limiter detection level ( table 31 ), the vol value (same value for both l and r) is atte nuated automatically accordin g to the output level ( table 32 ). the volume is attenuated by the step amount shown in table 32 at every sampling. this attenuation is repeated for sixteen times once alc limiter operation is executed. after completing the attenuate operatio n, unless alc operation is changed to manual mode, the operation repeats when the input signal level exceeds alc limiter detection level. mode alc4 bit alcb bit alca bit alcb operation alca operation 0 0 0 0 manual manual (default) 1 0 0 1 manual 2ch link 2 0 1 0 2ch link manual 3 0 1 1 2ch link 2ch link 4 1 x x 4ch link note 32. alc4 bit must be set when alca = alcb bits = ?0? or pmadal = pmadar = pmadbl = pmadbr bits = ?0?. when alc4 bit = ?1?, only either adca or adcb must not be power down. table 30. alc mode lmtha/b1 bits lmtha/b0 bits alc limiter detection level (lm-level) alc recovery waiting counter reset level 0 0 alc output ? 2.5dbfs ? 2.5dbfs > alc output ? 4.1dbfs (default) 0 1 alc output ? 4.1dbfs ? 4.1dbfs > alc output ? 6.0dbfs 1 0 alc output ? 6.0dbfs ? 6.0dbfs > alc output ? 8.5dbfs 1 1 alc output ? 8.5dbfs ? 8.5dbfs > alc output ? 12dbfs table 31. alc limiter detection level / recovery counter reset level output level att step [db] +0.53dbfs output level (level detection 1) 0.38148 ?1.16dbfs eq output level (level detection 2) < +0.53dbfs 0.06812 lm-level eq output level (level detection 2) < ?1.16dbfs 0.02548 table 32. alc limiter att amount
[AK5703] ms1537-e-00 2013/05 - 42 - 2. alc recovery operation alc recovery operation waits for the time set by wtm1-0 bits ( table 33 ) after completing alc limiter operation. if the input signal does not exceed ?alc r ecovery waiting counter reset level? ( table 31 ) during the wait time, alc recovery operation is executed. the vol value is automatically incremented by the amount set by rgaina/b2-0 bits ( table 34 ) up to the set reference level ( table 35 ) in every one sampling. when the vo l value exceeds the reference level (refa/b7-0), the vol valu es are not increased. when ?alc recovery waiting counter reset leve output signal < alc limiter detection level? during the alc recovery operation, the waiting tim er of alc recovery operation is reset. when ?alc recovery waiting counter reset level > output signal?, the waiting timer of alc recovery operation starts. alc operations correspond to the impulse noise. when the impulse noise is input, the alc recovery operation becomes faster than a normal recovery operation. when large noise is input to a microphone instantaneously, the quality of small level in the large noise can be improved by this fast recovery operation. the speed of fast recovery operation is set by rfsta/b1-0 bits ( table 36 ). the att amount for reference volume of fast recovery operation is set by fratt bit ( table 37 ). wtm1 bit wtm0 bit recovery wait time 0 0 128/fs (default) 0 1 256/fs 1 0 512/fs 1 1 1024/fs table 33. alc recovery operation waiting period rgaina/b2 bits rgaina/b1 bits rgaina/b0 bits gain step [db] gain switching timing 0 0 0 0.00424 1/fs (default) 0 0 1 0.00212 1/fs 0 1 0 0.00106 1/fs 0 1 1 0.00106 2/fs 1 0 0 0.00106 4/fs 1 0 1 0.00106 8/fs 1 1 0 0.00106 16/fs 1 1 1 0.00106 32/fs table 34. alc recovery gain step
[AK5703] ms1537-e-00 2013/05 - 43 - refa/b7-0 bits gain [db] step f1h +36.0 e0h +35.625 efh +35.25 : : e1h +30.0 (default) : : 92h +0.375 91h 0.0 90h ?0.375 : : 06h ?52.125 05h ?52.5 0.375 db 04h ~ 00h mute table 35. reference level at alc recovery operation rfsta/b1-0 bits fast recovery gain step [db] 00 0.0032 (default) 01 0.0042 10 0.0064 11 0.0127 table 36. fast recovery gain step fratt bit att amount [db] att change timing 0 -0.00106 4/fs (default) 1 -0.00106 16/fs table 37. att amount for reference volume of fast recovery
[AK5703] ms1537-e-00 2013/05 - 44 - 3. example of alc setting table 38 shows the examples of the alc setting for recording path. fs=8khz fs=44.1khz register name comment data operation data operation lmtha/b1-0 limiter detection level 01 ? 4.1dbfs 01 ? 4.1dbfs wtm1-0 recovery waiting period 01 32ms 11 23.2ms refa/b7-0 maximum gain at recovery operation e1h +30db e1h +30db iva/bl7-0, iva/br7-0 gain of ivol e1h +30db e1h +30db rgaina/b2-0 recovery gain 000 0.00424db 011 0.00106db (2/fs) rfsta/b1-0 fast recovery gain 11 0.0127db 00 0.0032db alceqn alc eq disable 0 enable 0 enable alca/b alc enable 1 enable 1 enable table 38. example of the alc setting 4. example of registers set-up sequence of alc operation the following registers must not be changed during alc operation. these bits must be changed after alc operation is finished by alca/b = alc4 bits = ?0?. the volume is ch anged by soft transition to each gain of ivol (iva/bl7-0, iva/br7-0 bits) until manual mode starts afte r alca/b = alc4 bits are set to ?0?. lmtha/b1-0, wtm1-0, refa/b7-0, rgaina/n2-0, rfsta/b1-0, fratt and alceqn bits manual mode * the value of ivol should be the same or smaller than ref?s wr (refa7-0) wr (ival/r7-0) wr (wtm1-0, rfsta1-0) example: recovery wait time = 23.2ms@44.1khz fast recovery step = 0.0032 db maximum gain = +30.0db limiter detection level = ? 4.1dbfs recovery gain = 0.00106 db (2/fs) alceqn bit = ?0? alca bit = ?1? (1) addr=07h&08h data=e1h (2) addr=09h, data=03h (3) addr=0bh, data=e1h alc operation wr (lmtha1-0, rgaina2-0, alceqn; alca = ?1?) (4) addr=0ah, data=8ch figure 36. registers set-up sequence in alc operation
[AK5703] ms1537-e-00 2013/05 - 45 - input digital volume (manual mode) the input digital volume becomes manual mode by setting alca /b = alc bits = ?0?. this mode is used in the case shown below. 1. after exiting reset state, when setting up the register s for alc operation (such as lmtha/b bits and etc.) 2. when the registers for alc operation (limiter pe riod, recovery period and etc.) are changed. for example; when the sampling frequency is changed. 3. when ivol is used as a manual volume control. iva/bl7-0 and iva/br7-0 bits set the gain of the digital input volume ( table 39 ). alch and arch volumes are set individually by ival7-0 and ivar7-0 bits when ivolac bit = ?0?. ival7-0 bits control both alch and arch volumes together when ivolac bit = ?1?. blch and brch volumes are set individually by ivbl7-0 and ivbr7-0 bits when ivolbc bit = ?0?. ivbl7-0 bits control both blch and brch volumes together when ivolbc bit = ?1?. this volume has a soft transition function at 0.09375db/fs (ivtm bit = ?1?). therefore no switc hing noise occurs during the transition. when ivtm bit = ?01?, it takes 944/fs (21. 4ms@fs=44.1khz) from f1h(+36db) to 05h(-52.5db). the volume is muted after transitioned to -72db (208/fs=4.7ms @fs=44.1khz) in the period set by ivtm bit when changing the volume from 05h (-52.5db) to 00h (mute). when iva/bl7-0 bits and iva/br bits are set in series, should be set at soft transition time interval if iva/bl7-0 or iva/br7-0 bits are written during pmada/b l = pmada/br bits = ?0?, ivol operation starts with the written values after pmada/bl or pmada/br bits are changed to ?1? waiting the adc initialization cycle time. iva/bl7-0 bits iva/br7-0 bits gain [db] step f1h +36.0 e0h +35.625 efh +35.25 : : e1h +30.0 : : 92h +0.375 91h 0.0 (default) 90h ?0.375 : : 06h ?52.125 05h ?52.5 0.375 db 04h ~ 00h mute table 39. input digital volume setting ivtm bit transition time from f1h to 05h (iva/bl7-0, iva/br7-0 bits) setting fs=8khz fs=44.1khz 0 236/fs 29.5ms 5.4ms 1 944/fs 118ms 21.4ms (default) table 40. transition time setting of input digital volume
[AK5703] ms1537-e-00 2013/05 - 46 - a lca/b bits a lca/b status disable enable disable iva/bl7-0 bits e1h(+30db) iva/br7-0 bits c6h(+20db) internal iva/bl e1h(+30db) e1(+30db) --> f1(+36db) e1(+30db) internal iva/br c6h(+20db) e1(+30db) --> f1(+36db) c6h(+20db) (1) (2) figure 37. example of ivol value during 2ch alc (alc4 bit = ?0?) (1) the iva/bl value becomes the start value if the iva/bl and iva/br are different when an alc operation starts. the wait time from alca/b bits = ?1? to alc operation start by iva/bl7-0 bits is at most recovery time (wtm1-0 bits). (2) writing to iva/bl and iva/br registers (07h, 08h, 17h and 18h) is ignored during al c operation. after alc is disabled, the ivol changes to each iva/bl or iva/br va lue by soft transition. when alc is enabled again, alca/b bit should be set to ?1? with an interval more than soft transition time after alca/b bit = ?0?.
[AK5703] ms1537-e-00 2013/05 - 47 - alc 4ch link mode sequence figure 38 shows the 4ch link alc mode sequence at alca bit = alcb bit = ?0?, when alc4 bit = ?0? ?1?. a lc4 bit pmadal bit pmadar bit a lca bit a lcb bit a dca operation power down 4ch link alc manual mode (1) pmadbl bit pmadbr bit manual mode power down power down 4ch link alc manual mode manual mode power down (2) (3) (4) (4) (5) (6) (7) (4) (4) a dcb operation figure 38. 4ch link alc mode sequence (alc4 bit = ?1?) (1) adca is powered up by pmadal bit and pmadar bit are changed from ?0? to ?1?. (2) adcb is powered up by pmadbl bit and pm adbr bit are changed from ?0? to ?1?. (3) both adca and adcb start alc operation together (4ch link al c) by changing alc4 bit fr om ?0? to ?1?. at this point the start value of alc is lch of adca (ival7-0 bits). (4) when alc4 bit = ?1?, alca bit and alcb bit become invalid. but these bits should be ?0?, when alc4 bit is changed. (5) when alc4 bit = ?1? ?0?, adca and adcb become manual mode. 2ch link mode can also be set without stopping operation by setting alca and alcb bits = ?1?. (6) adcb is powered down by setting pmadbl bit and pmadbr bit ?0?. (7) adca is powered down by setting pmadal bit and pmadar bit ?0?.
[AK5703] ms1537-e-00 2013/05 - 48 - serial control interface (1) 3-wire serial control mode (i2c pin = ?l?) (1)-1. data writing and reading modes on every address one data is written to (read from) one ad dress. internal registers may be written by using 3-wire serial interface pins (csn, cclk and cdtio). the data on this interface consists of read/write, register address (msb first, 6bits) and control data or output data (msb first, 8bits). address and data is clocked in on the rising edge of cclk and data is clocked out on the falling edge. data writings become availabl e on the rising edge of csn. when reading the data, the cdtio pin changes to output mode at the falling edge of 8th cclk and outputs data in d7-d0. however this reading function is available only when read bit = ?1?. when read bit = ?0?, the cdtio pin stays as hi-z even after the falling edge of 8th cclk. the data output finishes on the ri sing edge of csn. the cdtio is placed in a hi-z state except when outputting the data at read operation mode. clock speed of cclk is 5mhz (max). the value of internal registers are initialized by the pdn pin = ?l?. csn cclk 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 cdtio r/w ?l? a2 a3 a1 a0 a4 d7 d6 d5 d4 d3 d2 d1 d0 a5 r/w: read/write (?1?: write, ?0?: read) a5-a0: register address d7-d0: control data (input) at write control command output data (output) at read control command ?h? or ?l? ?h? or ?l? ?h? or ?l? ?h? or ?l? figure 39. serial control interface timing 1 (1)-2. continuous data writing mode address is incremented automatically and data is written con tinuously. this mode does not support reading. when the written address reaches 37h, it is automatically incremented to 00h. in this mode, registers are written by 3-wire serial interf ace pins (csn, cclk and cdtio) . the data on this interface consists of read/write (1bit, fixed to ?1?), register address (msb-first, 6bits) and control data or output data (msb-first, 8xn bits)). the receiving data is latched on a rising edge (? ?) of cclk. the first write data becomes effective between the rising edge (? ?) and the falling edge (? ?) of 16th cclk. when the micro processor continues sending cdtio and cclk clocks while the csn pin = ?l?, th e address counter is incremen ted automatically and writing data becomes effective between the rising edge (? ?) and the falling edge (? ?) of every 8th cclk. for the last address, writing data becomes effective between the rising edge (? ?) of 8th cclk and the rising edge (? ?) of csn. the clock speed of cclk is 5mhz (max). the internal registers are initialized by the pdn pin = ?l?. even through the writing data does not reach the last address; a write command can be completed when the csn pin is set to ?h?.
[AK5703] ms1537-e-00 2013/05 - 49 - note 33. when csn ? ? was written before ? ? of 8th cclk in continuous data wr iting mode, the previous data writing address becomes valid and the writing address is ignored. note 34. after 8bits data in the last address became valid , put the csn pin ?h? to complete the write command. if the cdtio and cclk inputs are continued when the csn pin = ?l?, the data in the next address, which is incremented, is over written. csn cclk 0 1 2 3 4 5 6 7 8 9 14 15 0 1 cdtio r/w ?l? a2 a3 a1 a0 a4 d7 d6 d1 d0 d7 d6 a5 6 d1 d0 7 0 1 d7 d6 6 d1 7 d0 ?h? or ?l? ?h? or ?l? ?h? or ?l? ?h? or ?l? address: n data (addr: n) data (addr: n+1) data (addr: n+n-1) r/w: read/write (?1?: write, ?0?: not available); fixed to ?1? a5-a0: register address d7-d0: control data (input) at write command ?1? figure 40. serial control interf ace timing 2 (continuous writing mode)
[AK5703] ms1537-e-00 2013/05 - 50 - (2) i2c-bus control mo de (i2c pin = ?h?) the AK5703 supports the fast-mode i 2 c-bus (max: 400khz). pull-up resistors at the sda and scl pins must be connected to (tvdd+0.3)v or less voltage. (2)-1. write operations figure 41 shows the data transfer sequence for the i 2 c-bus mode. all commands are pr eceded by a start condition. a high to low transition on the sda line while scl is high indicates a start condition ( figure 47 ). after the start condition, a slave address is sent. th is address is 7 bits long followed by the eighth bit that is a data direction bit (r/w). the most significant six bits of the slave address are fixed as ?001001?. the next bit is cad0 (device address bit). this bit identifies the specific device on the bus. the hard-w ired input pin (cad0 pin) sets these device address bits ( figure 42 ). if the slave address matches that of the AK5703, the AK5703 generates an acknowledge and the operation is executed. the master must generate the acknowledge-relate d clock pulse and release the sda line (high) during the acknowledge clock pulse ( figure 48 ). a r/w bit value of ?1? indicates that the read operation is to be executed, and ?0? indicates that the write operation is to be executed. the second byte consists of the control register address of the AK5703. the format is msb first, and those most significant 2bit is fixed to zero ( figure 43 ). the data after the third byte contains control data. the format is msb first, 8bits ( figure 44 ). the AK5703 generates an acknowledge after each byte is received. data transfer is always terminated by a stop condition generated by the master. a low to hi gh transition on the sda line while scl is high defines a stop condition ( figure 47 ). the AK5703 can perform more than one by te write operation per sequence. after receipt of the thir d byte the AK5703 generates an acknowledge and awaits the ne xt data. the master can transmit more than one byte instead of terminating the write cycle after the first data byte is transferred. after receiving each data packet the internal address counter is incremented by one, and the next data is automatically taken in to the next address. if the address exceeds ?37h? prior to generating a stop condition, the address counter will ?roll over? to 00h and the previous data will be overwritten. the data on the sda line must remain stable during the high period of the clock. high or low state of the data line can only be changed when the clock signal on the scl line is low ( figure 49 ) except for the start and stop conditions. sda slave address s s t a r t r/w="0" a c k sub address(n) a c k data(n) a c k data(n+1) a c k a c k data(n+x) a c k p s t o p figure 41. data transfer sequence at i 2 c bus mode 0 0 1 0 0 1 cad0 r/w figure 42. the first byte 0 0 a5 a4 a3 a2 a1 a0 figure 43. the second byte d7 d6 d5 d4 d3 d2 d1 d0 figure 44. the third byte
[AK5703] ms1537-e-00 2013/05 - 51 - (2)-2. read operations set the r/w bit = ?1? for the read opera tion of the AK5703. after transmission of data, the master can read the next address?s data by generating an acknowledg e instead of terminating the write cycle af ter the receipt of the first data word. after receiving each data packet the internal address c ounter is incremented by one, and the next data is automatically taken into the next address. if the ad dress exceeds 37h prior to generating stop condition, the addres s counter will ?roll over? to 00h and the data of 00h will be read out. the AK5703 supports two basic read operations: current address read and random address read. (2)-2-1. curren t address read the AK5703 has an internal ad dress counter that maintains the address of the last accesse d word incremented by one. therefore, if the last access (either a read or write) were to address ?n?, the next current read operation would access data from the address ?n+1?. afte r receipt of the slave address with r/w bit ?1?, the AK5703 generates an acknowledge, transmits 1-byte of data to the address set by the internal address counter and increments the internal address counter by 1. if the master does not generate an acknowledge but generates a stop condition instead, the AK5703 ceases the transmission. sda slave address s s t a r t r/w="1" a c k a c k data(n+1) a c k data(n+2) a c k a c k data(n+x) n a c k p s t o p data(n) m a s t e r m a s t e r m a s t e r m a s t e r m a s t e r figure 45. current address read (2)-2-2. random address read the random read operation allows the ma ster to access any memory location at ran dom. prior to issuing the slave address with the r/w bit ?1?, the master must first perform a ?dummy? write operation. th e master issues a start request, a slave address (r/w bit = ?0?) and then the register address to read. after the register addres s is acknowledged , the master immediately reissues the start request and the slave address with the r/w bit ?1?. the AK5703 then generates an acknowledge, 1 byte of data and increments the internal address counter by 1. if the master does not generate an acknowledge but generates a stop condition in stead, the AK5703 ceases the transmission. sda slave address s s t a r t r/w="0" a c k a c k a c k data(n) a c k data(n+x) a c k p s t o p sub address(n) s slave address r/w="1" s t a r t data(n+1) a c k n a c k m a s t e r m a s t e r m a s t e r m a s t e r figure 46. random address read
[AK5703] ms1537-e-00 2013/05 - 52 - scl sda stop condition start condition s p figure 47. start condition and stop condition scl from master acknowledge data output by transmitter data output by receiver 1 9 8 start condition not acknowledge clock pulse for acknowledgement s 2 figure 48. acknowledge (i 2 c bus) scl sda data line stable; data valid change of data allowed figure 49. bit transfer (i 2 c bus)
[AK5703] ms1537-e-00 2013/05 - 53 - register map addr register name d7 d6 d5 d4 d3 d2 d1 d0 00h power management a 0 mixa 0 0 pmmpa pmvcm pmadar pmadal 01h pll control a read 0 pll3 pll2 pll1 pll0 m/s pmpll 02h signal & mic gain select a hpfada mgaina2 mgaina1 mgaina0 0 0 mdifa2 mdifa1 03h mic gain adjust a0 dif1 dif0 0 0 mgal3 mgal2 mgal1 mgal0 04h mic gain adjust a1 tdm1 tdm0 bcko1 bcko0 mgar3 mgar2 mgar1 mgar0 05h fs select & filter control a hpfa1 hpfa0 lpfa hpf2a fs3 fs2 fs1 fs0 06h clock output select a adrsta1 adrsta0 cm1 cm0 0 mcko ps1 ps0 07h lch input volume control a ival7 ival6 ival5 ival4 i val3 ival2 ival1 ival0 08h rch input volume control a ivar7 ivar6 ivar5 ivar4 ivar3 ivar2 ivar1 ivar0 09h timer select a ivolac 0 rfsta1 rfsta0 fratt ivtm wtm1 wtm0 0ah alc mode control a0 alca alc4 alceqn rgaina2 rgaina1 rgaina0 lmtha1 lmtha0 0bh alc mode control a1 refa7 re fa6 refa5 refa4 refa3 refa2 refa1 refa0 0ch l1 ch output delay control dly1l 0 dly1l5 dly1l4 dly1l3 dly1l2 dly1l1 dly1l0 0dh r1 ch output delay control dly1r 0 dly1r5 dly1r4 dly1 r3 dly1r2 dly1r1 dly1r0 0eh reserved 0 0 0 0 0 0 0 0 0fh reserved 0 0 0 0 0 0 0 0 addr register name d7 d6 d5 d4 d3 d2 d1 d0 10h power management b 0 mixb 0 0 pmmpb 0 pmadbr pmadbl 11h reserved 0 0 0 0 0 0 0 0 12h signal & mic gain select b hpfadb mgainb2 mgainb1 mgainb0 0 0 mdifb2 mdifb1 13h mic gain adjust b0 0 0 0 0 mgbl3 mgbl2 mgbl1 mgbl0 14h mic gain adjust b1 0 0 0 0 mgbr3 mgbr2 mgbr1 mgbr0 15h filter control b hpfb1 hpfb0 lpfb hpf2b 0 0 0 0 16h clock output select b adrstb1 adrstb0 0 0 0 0 0 0 17h lch input volume control b ivbl7 ivbl6 ivbl5 ivbl4 ivbl3 ivbl2 ivbl1 ivbl0 18h rch input volume control b ivbr7 ivbr6 ivbr5 ivbr4 ivbr3 ivbr2 ivbr1 ivbr0 19h timer select b ivolbc 0 rfstb1 rfstb0 0 0 0 0 1ah alc mode control b0 alcb 0 0 rgainb2 rgainb1 rgainb0 lmthb1 lmthb0 1bh alc mode control b1 refb7 refb6 refb5 refb4 refb3 refb2 refb1 refb0 1ch l2 ch output delay control dly2l 0 dly2l5 dly2l4 dly2l3 dly2l2 dly2l1 dly2l0 1dh r2 ch output delay control dly2r 0 dly2r5 dly2r4 dly2 r3 dly2r2 dly2r1 dly2r0 1eh reserved 0 0 0 0 0 0 0 0 1fh reserved 0 0 0 0 0 0 0 0 addr register name d7 d6 d5 d4 d3 d2 d1 d0 20h hpfa2 co-efficient 0 fa1a7 fa1a6 fa1a5 fa1a4 fa1a3 fa1a2 fa1a1 fa1a0 21h hpfa2 co-efficient 1 0 0 fa1a13 fa1a12 fa1a11 fa1a10 fa1a9 fa1a8 22h hpfa2 co-efficient 2 fa1b7 fa1b6 fa1b5 fa1b4 fa1b3 fa1b2 fa1b1 fa1b0 23h hpfa2 co-efficient 3 0 0 fa1b13 fa1b12 fa1b11 fa1b10 fa1b9 fa1b8 24h lpfa co-efficient 0 fa2a7 fa2a6 fa2a5 fa2a4 fa2a3 fa2a2 fa2a1 fa2a0 25h lpfa co-efficient 1 0 0 fa 2a13 fa12 fa2a11 fa2a10 fa2a9 fa2a8 26h lpfa co-efficient 2 fa2b7 fa2b6 fa2b5 fa2b4 fa2b3 fa2b2 fa2b1 fa2b0 27h lpfa co-efficient 3 0 0 fa2b13 fb12 fa2b11 fa2b10 fa2b9 fa2b8 28h ~ 2fh reserved 0 0 0 0 0 0 0 0 addr register name d7 d6 d5 d4 d3 d2 d1 d0 30h hpfb2 co-efficient 0 fb1a7 fb1a6 fb1a5 fb1a4 fb1a3 fb1a2 fb1a1 fb1a0 31h hpfb2 co-efficient 1 0 0 fb1a13 fb1a12 fb1a11 fb1a10 fb1a9 fb1a8 32h hpfb2 co-efficient 2 fb1b7 fb1b6 fb1b5 fb1b4 fb1b3 fb1b2 fb1b1 fb1b0 33h hpfb2 co-efficient 3 0 0 fb1b13 fb1b12 fb1b11 fb1b10 fb1b9 fb1b8 34h lpfb co-efficient 0 fb2a7 fb2a6 fb2a5 fb2a4 fb2a3 fb2a2 fb2a1 fb2a0 35h lpfb co-efficient 1 0 0 fb2a13 fa12 fb2a11 fb2a10 fb2a9 fb2a8 36h lpfb co-efficient 2 fb2b7 fb2b6 fb2b5 fb2b4 fb2b3 fb2b2 fb2b1 fb2b0 37h lpfb co-efficient 3 0 0 fb2b13 fb12 fb2b11 fb2b10 fb2b9 fb2b8 note 35. pdn pin = ?l? resets the registers to their default values. note 36. the bits defined as 0 must contain a ?0? value.
[AK5703] ms1537-e-00 2013/05 - 54 - register definitions addr register name d7 d6 d5 d4 d3 d2 d1 d0 00h power management a 0 mixa 0 0 pmmpa pmvcm pmadar pmadal r/w r r/w r r r/ w r/w r/w r/w default 0 0 0 0 0 0 0 0 pmadal: mic-amp a lch and adca lch power management 0: power down (default) 1: power up pmadar: mic-amp a rch and adca rch power management 0: power down (default) 1: power up when the pmadal or pmadar bit is changed from ?0? to ?1?, the initialization cycle (1059/fs=24ms @44.1khz, adrsta1-0 bits = ?00?) starts. after initializing, digital data of the adc is output. pmvcm: vcom power management 0: power down (default) 1: power up pmvcm bit must be ?1? when one of bocks is powe red-up. pmvcm bit can only be ?0? when all power management bits (pmadal, pmadar, pmadbl, pmadbr, pmmpa, pmmpb, pmpl and mcko) are ?0?. pmmpa: mpwra pin power management 0: power down: hi-z (default) 1: power up mixa: adca output data select ( table 27 ) 0: normal operation (default) 1: (l+r)/2 each block can be powered-down respectively by writing ?0? in each bit of this address. wh en the pdn pin is ?l?, all blocks are powered-down regardless as settin g of this address. in this case, regist er is initialized to the default value. when pmvcm, pmadal, pmadar, pmadbl, pmadbr, pm mpa, pmmpb, pmpll and mcko bits are ?0?, all blocks are powered-down. the register values remain unchanged. when the all adc is powered-down, external clocks may not be present. when one of the adc is powered -up, external clocks must always be present.
[AK5703] ms1537-e-00 2013/05 - 55 - addr register name d7 d6 d5 d4 d3 d2 d1 d0 01h pll control a read 0 pll3 pll2 pll1 pll0 m/s pmpll r/w r/w r r/w r/w r/w r/w r/w r/w default 0 0 0 1 1 0 0 0 pmpll: pll power management 0: ext mode and power down (default) 1: pll mode and power up m/s: master / slave mode select 0: slave mode (default) 1: master mode pll3-0: pll reference clock select ( table 4 ) default: ?0110? (mcki pin=12mhz) read: read function enable 0: disable (default) 1: enable addr register name d7 d6 d5 d4 d3 d2 d1 d0 02h mic gain & sign al select a hpfada mgaina2 mgaina1 mgaina0 0 0 mdifa2 mdifa1 r/w r/w r/w r/w r/w r r r/w r/w default 0 1 1 0 0 0 0 0 mdifa1: adca lch input type select 0: single-ended input (lin1 pin: default) 1: full-differentia l input (lina+/lina ? pins) mdifa2: adca rch input type select 0: single-ended input (rin1 pin: default) 1: full-differential input (rina+/rina ? pins) mgaina2-0: mic-amp a gain control ( table 22 ) default: ?110? (+30db) hpfada: hpf1a enable 0: disable (default) 1: enable while using adca, hpfada bit should be set to ?1?. addr register name d7 d6 d5 d4 d3 d2 d1 d0 03h mic gain adjust a0 dif1 dif0 0 0 mgal3 mgal2 mgal1 mgal0 r/w r/w r/w r r r/w r/w r/w r/w default 1 1 0 0 0 1 0 0 mgal3-0: adca lch mic gain adjust ( table 26 ) default: ?4h? (0db) dif1-0: audio interface format ( table 17 , table 18 , table 19 ) default: ?11? (24bit/16bit i 2 s compatible)
[AK5703] ms1537-e-00 2013/05 - 56 - addr register name d7 d6 d5 d4 d3 d2 d1 d0 04h mic gain adjust a1 tdm1 tdm0 bcko1 bcko0 mgar3 mgar2 mgar1 mgar0 r/w r/w r/w r/w r/ w r/w r/w r/w r/w default 0 0 0 0 0 1 0 0 mgar3-0: adca rch gain adjust ( table 26 ) default: ?4h? (0db) bcko1-0: bclk output frequency select at master mode ( table 10, table 15 ) default: ?00? (32fs) tdm1-0: tdm format select ( table 17 , table 18 , table 19 ) default: ?00? (stereo mode) addr register name d7 d6 d5 d4 d3 d2 d1 d0 05h filter control a & fs select hpf1 a1 hpf1a0 lpfa hpf2a fs3 fs2 fs1 fs0 r/w r/w r/w r/w r/ w r/w r/w r/w r/w default 0 0 0 0 1 1 1 1 fs3-0: sampling frequency ( table 5 , table 12 , table 14 ) default: ?1111? (44.1khz) hpf2a: hpf2a coefficient setting enable 0: disable (default) 1: enable when hpf2a bit is ?1?, the settings of fa1a13-0 and fa1b13-0 bits are enabled. when hp f2a bit is ?0?, the audio data passes the hpf2a block by is 0db gain. lpfa: lpfa coefficient setting enable 0: disable (default) 1: enable when lpfa bit is ?1?, the settings of fa2a13-0 and fa 2b13-0 bits are enabled. when lpfa bit is ?0?, the audio data passes the lpfa block by is 0db gain. hpf1a1-0: cut-off frequency setting of hpf1a ( table 25 ) default: ?00? (fc= 3.4hz@fs=44.1khz) addr register name d7 d6 d5 d4 d3 d2 d1 d0 06h clock output select a adrsta1 adrsta0 cm1 cm0 0 mcko ps1 ps0 r/w r/w r/w r/w r/ w r r/w r/w r/w default 0 0 0 0 0 0 0 0 ps1-0: mcko output frequency select ( table 9 ) default: ?00? (256fs) mcko: master clock output enable 0: disable: mcko pin = ?l? (default) 1: enable: output frequency is selected by ps1-0 bits. cm1-0: mcki input frequency select at ext mode ( table 9 ) default: ?00? (256fs; 24khz ~ 48khz) adrsta1-0: adca initialization cycle ( table 16 ) default: ?00? (1059/fs)
[AK5703] ms1537-e-00 2013/05 - 57 - addr register name d7 d6 d5 d4 d3 d2 d1 d0 07h lch input volume control a ival7 ival6 ival5 ival4 i val3 ival2 ival1 ival0 08h rch input volume control a ivar7 ivar6 ivar5 ivar4 ivar3 ivar2 ivar1 ivar0 r/w r/w r/w r/w r/ w r/w r/w r/w r/w default 1 0 0 1 0 0 0 1 ival7-0, ivar7-0: input digital volume; 0.375db step, 242 level ( table 39 ) default: ?91h? (0db) addr register name d7 d6 d5 d4 d3 d2 d1 d0 09h timer select a ivolac 0 rfsta1 rfsta0 fratt ivtm wtm1 wtm0 r/w r/w r r/w r/w r/w r/w r/w r/w default 1 0 0 0 0 1 0 0 wtm1-0: alc recovery waiting period ( table 33 ) default: ?00? (128/fs) ivtm: input digital volume soft transition time setting ( table 40 ) 0: 236/fs 1: 944/fs (default) fratt: att amount for reference volume of fast recovery ( table 37 ) 0: -0.00106db (4/fs) (default) 1: -0.00106db (16/fs) rfsta1-0: alca first recovery speed ( table 36 ) default: ?00? (0.0032db) ivolac: input digital volume a control mode select 0: independent 1: dependent (default) when ivolac bit = ?1?, ival7-0 bits control both lch and rch volume levels, while register values of ival7-0 bits are not written to ivar7-0 bits. when iv olac bit = ?0?, ival7-0 bits control lch level and ivar7-0 bits control rch level, respectively.
[AK5703] ms1537-e-00 2013/05 - 58 - addr register name d7 d6 d5 d4 d3 d2 d1 d0 0ah alc mode control a0 alca alc4 alceqn rgaina2 rgaina1 rgaina0 lmtha1 lmtha0 r/w r/w r/w r/w r/ w r/w r/w r/w r/w default 0 0 0 0 0 0 0 0 lmtha1-0: alca limiter detection level / recovery counter reset level ( table 31 ) default: ?00? rgaina2-0: alca recovery gain step ( table 34 ) default: ?000? (0.00424db) alceqn: alc eq disable 0: alc eq enable (default) 1: alc eq disable alc4: alc 4ch link enable ( table 30 ) 0: alc 4ch link disable (default) 1: alc 4ch link enable alca: alca enable ( table 30 ) 0: alca disable (default) 1: alca enable addr register name d7 d6 d5 d4 d3 d2 d1 d0 0bh alc mode control a1 refa7 refa 6 refa5 refa4 refa3 refa2 refa1 refa0 r/w r/w r/w r/w r/ w r/w r/w r/w r/w default 1 1 1 0 0 0 0 1 refa7-0: reference value at alca recovery operation; 0.375db step, 242 level ( table 35 ) default: ?e1h? (+30.0db) addr register name d7 d6 d5 d4 d3 d2 d1 d0 0ch l1 ch output delay control dly1l 0 dly1l5 dly1l4 dly1l3 dly1l2 dly1l1 dly1l0 r/w r/w r r/w r/w r/w r/w r/w r/w default 0 0 0 0 0 0 0 0 dly1l5-0: programmable output data delay ( table 24 ) ?00h?: 1/64fs (default) dly1l: programmable output data delay enable for l1 channel 0: disable (default) 1: enable when dly1l bit is ?1?, the settings of dly1l5-0 bits are enabled. when dly1l bit is ?0?, the audio data of the l1 channel block is not delayed.
[AK5703] ms1537-e-00 2013/05 - 59 - addr register name d7 d6 d5 d4 d3 d2 d1 d0 0dh r1 ch output delay control dly1r 0 dly1r5 dly1r4 dly1 r3 dly1r2 dly1r1 dly1r0 r/w r/w r r/w r/w r/w r/w r/w r/w default 0 0 0 0 0 0 0 0 dly1r5-0: programmable output data delay ( table 24 ) ?00h?: 1/64fs (default) dly1r: programmable output data delay enable for r1 channel 0: disable (default) 1: enable when dly1r bit is ?1?, the settings of dly1r5-0 bits ar e enabled. when dly1r bit is ?0?, the audio data of the r1 channel block is not delayed. addr register name d7 d6 d5 d4 d3 d2 d1 d0 10h power management b 0 mixb 0 0 pmmpb 0 pmadbr pmadbl r/w r r/w r r r/w r r/w r/w default 0 0 0 0 0 0 0 0 pmadbl: mic-amp b lch and adcb lch power management 0: power down (default) 1: power up pmadbr: mic-amp b rch and adcb rch power management 0: power down (default) 1: power up when the pmadbl or pmadbr bit is changed from ?0? to ?1?, the initialization cycle (1059/fs=24ms @44.1khz, adrstb1-0 bits = ?00?) starts. after initializing, digital data of the adc is output. pmmpb: mpwrb pin power management 0: power down: hi-z (default) 1: power up mixb: adcb output data select ( table 27 ) 0: normal operation (default) 1: (l+r)/2 each block can be powered-down respectively by writing ?0? in each bit of this address. wh en the pdn pin is ?l?, all blocks are powered-down regardless as settin g of this address. in this case, regist er is initialized to the default value. when pmvcm, pmadal, pmadar, pmadbl, pmadbr, pm mpa, pmmpb, pmpll and mcko bits are ?0?, all blocks are powered-down. the register values remain unchanged. when the all adc is powered-down, external clocks may not be present. when one of the adc is powered-up, external clocks must always be present.
[AK5703] ms1537-e-00 2013/05 - 60 - addr register name d7 d6 d5 d4 d3 d2 d1 d0 12h mic gain & signal select b hpfadb mgainb2 mgainb1 mgainb0 0 0 mdifb2 mdifb1 r/w r/w r/w r/w r/w r r r/w r/w default 0 1 1 0 0 0 0 0 mdifb1: adcb lch input type select 0: single-ended input (lin2 pin: default) 1: full-differential input (linb+/linb ? pins) mdifb2: adcb rch input type select 0: single-ended input (rin2 pin: default) 1: full-differential input (rinb+/rinb ? pins) mgainb2-0: mic-amp b gain control ( table 22 ) default: ?110? (+30db) hpfadb: hpf1b enable 0: disable (default) 1: enable while using adcb, hpfadb bit should be set to ?1?. addr register name d7 d6 d5 d4 d3 d2 d1 d0 13h mic gain adjust b0 0 0 0 0 mgbl3 mgbl2 mgbl1 mgbl0 14h mic gain adjust b1 0 0 0 0 mgbr3 mgbr2 mgbr1 mgbr0 r/w r r r r r/w r/w r/w r/w default 0 0 0 0 0 1 0 0 mgbl/r3-0: adcb lch/rch mic gain adjust ( table 26 ) default: ?4h? (0db) addr reister name d7 d6 d5 d4 d3 d2 d1 d0 15h filter control b hpfb1 hpfb0 lpfb hpf2b 0 0 0 0 r/w r/w r/w r/w r/w r r r r default 0 0 0 0 0 0 0 0 hpf2b: hpf2b coefficient setting enable 0: disable (default) 1: enable when hpf2ba bit is ?1?, the settings of fb1a13-0 a nd fb1b13-0 bits are enabled. when hpf2b bit is ?0?, the audio data passes the hpf2b block by is 0db gain. lpfb: lpfb coefficient setting enable 0: disable (default) 1: enable when lpfb bit is ?1?, the settings of fb2a13-0 and fb 2b13-0 bits are enabled. when lpfb bit is ?0?, the audio data passes the lpfb block by is 0db gain. hpfb1-0: cut-off frequency setting of hpf1b ( table 25 ) default: ?00? (fc= 3.4hz@fs=44.1khz)
[AK5703] ms1537-e-00 2013/05 - 61 - addr register name d7 d6 d5 d4 d3 d2 d1 d0 16h clock output select b adrstb1 adrstb0 0 0 0 0 0 0 r/w r/w r/w r r r r r r default 0 0 0 0 0 0 0 0 adrstb1-0: adcb initialization cycle ( table 16 ) default: ?00? (1059/fs) addr register name d7 d6 d5 d4 d3 d2 d1 d0 17h lch input volume control b ivbl7 ivbl6 ivbl5 ivbl4 ivbl3 ivbl2 ivbl1 ivbl0 18h rch input volume control b ivbr7 ivbr6 ivbr5 ivbr4 ivbr3 ivbr2 ivbr1 ivbr0 r/w r/w r/w r/w r/ w r/w r/w r/w r/w default 1 0 0 1 0 0 0 1 ivbl7-0, ivbr7-0: input digital volume; 0.375db step, 242 level ( table 39 ) default: ?91h? (0db) addr register name d7 d6 d5 d4 d3 d2 d1 d0 19h timer select b ivolbc 0 rfstb1 rfstb0 0 0 0 0 r/w r/w r r/w r/w r r r r default 1 0 0 0 0 0 0 0 rfstb1-0: alcb first recovery speed ( table 36 ) default: ?00? (0.0032db) ivolbc: input digital volume b control mode select 0: independent 1: dependent (default) when ivolbc bit = ?1?, ivbl7-0 bits control both lc h and rch volume levels, while register values of ivbl7-0 bits are not written to ivbr7-0 bits. when i volbc bit = ?0?, ivbl7-0 bits control lch level and ivbr7-0 bits control rch level, respectively. addr register name d7 d6 d5 d4 d3 d2 d1 d0 1ah alc mode control b0 alcb 0 0 rgainb2 rgainb1 rgainb0 lmthb1 lmthb0 r/w r/w r r r/w r/w r/w r/w r/w default 0 0 0 0 0 0 0 0 lmthb1-0: alcb limiter detection level / recovery counter reset level ( table 31 ) default: ?00? rgainb2-0: alcb recovery gain step ( table 34 ) default: ?000? (0.00424db) alcb: alcb enable ( table 30 ) 0: alcb disable (default) 1: alcb enable
[AK5703] ms1537-e-00 2013/05 - 62 - addr register name d7 d6 d5 d4 d3 d2 d1 d0 1bh alc mode control b1 refb7 refb 6 refb5 refb4 refb3 refb2 refb1 refb0 r/w r/w r/w r/w r/ w r/w r/w r/w r/w default 1 1 1 0 0 0 0 1 refb7-0: reference value at alcb recovery operation; 0.375db step, 242 level ( table 35 ) default: ?e1h? (+30.0db) addr register name d7 d6 d5 d4 d3 d2 d1 d0 1ch l2 ch output delay control dly2l 0 dly2l5 dly2l4 dly2l3 dly2l2 dly2l1 dly2l0 r/w r/w r r/w r/w r/w r/w r/w r/w default 0 0 0 0 0 0 0 0 dly2l5-0: programmable output data delay ( table 24 ) ?00h?: 1/64fs (default) dly2l: programmable output data delay enable for l2 channel 0: disable (default) 1: enable when dly2l bit is ?1?, the settings of dly2l5-0 bits are enabled. when dly2l bit is ?0?, the audio data of the l2 channel block is not delayed. addr register name d7 d6 d5 d4 d3 d2 d1 d0 1dh r2 ch output delay control dly2r 0 dly2r5 dly2r4 dly2 r3 dly2r2 dly2r1 dly2r0 r/w r/w r r/w r/w r/w r/w r/w r/w default 0 0 0 0 0 0 0 0 dly2r5-0: programmable output data delay ( table 24 ) ?00h?: 1/64fs (default) dly2r: programmable output data delay enable for r2 channel 0: disable (default) 1: enable when dly2r bit is ?1?, the settings of dly2r5-0 bits ar e enabled. when dly2r bit is ?0?, the audio data of the r2 channel block is not delayed.
[AK5703] ms1537-e-00 2013/05 - 63 - addr register name d7 d6 d5 d4 d3 d2 d1 d0 20h hpfa2 co-efficient 0 fa1a7 fa1a6 fa1a5 fa1a4 fa1a3 fa1a2 fa1a1 fa1a0 21h hpfa2 co-efficient 1 0 0 fa1a 13 fa1a12 fa1a11 fa1a10 fa1a9 fa1a8 22h hpfa2 co-efficient 2 fa1b7 fa1b6 fa1b5 fa1b4 fa1b3 fa1b2 fa1b1 fa1b0 23h hpfa2 co-efficient 3 0 0 fa1b13 fa1b12 fa1b11 fa1b10 fa1b9 fa1b8 r/w r/w r/w r/w r/ w r/w r/w r/w r/w default fa1a13-0 bits = ?1fa9h?, fa1b13-0 bits = ?20adh? fa1a13-0, fa1b13-b0: high pass filte r (hpf2a) coefficient (14bit x 2) default: fa1a13-0 bits = ?1fa9h?, fa1b13 -0 bits = ?20adh? (fc =150hz@fs=44.1khz) addr register name d7 d6 d5 d4 d3 d2 d1 d0 24h lpfa co-efficient 0 fa2a7 fa2a6 fa2a5 fa2a4 fa2a3 fa2a2 fa2a1 fa2a0 25h lpfa co-efficient 1 0 0 fa2a 13 fa12 fa2a11 fa2a10 fa2a9 fa2a8 26h lpfa co-efficient 2 fa2b7 fa2b6 fa2b5 fa2b4 fa2b3 fa2b2 fa2b1 fa2b0 27h lpfa co-efficient 3 0 0 fa2b13 fb12 fa2b11 fa2b10 fa2b9 fa2b8 r/w r/w r/w r/w r/ w r/w r/w r/w r/w default 0 0 0 0 0 0 0 0 fa2a13-0, fa2b13-b0: low pass filter (lpfa) coefficient (14bit x 2) default: ?0000h? addr register name d7 d6 d5 d4 d3 d2 d1 d0 30h hpfb2 co-efficient 0 fb1a7 fb1a6 fb1a5 fb1a4 fb1a3 fb1a2 fb1a1 fb1a0 31h hpfb2 co-efficient 1 0 0 fb1a13 fb1a12 fb1a11 fb1a10 fb1a9 fb1a8 32h hpfb2 co-efficient 2 fb1b7 fb1b6 fb1b5 fb1b4 fb1b3 fb1b2 fb1b1 fb1b0 33h hpfb2 co-efficient 3 0 0 fb1b13 fb1b12 fb1b11 fb1b10 fb1b9 fb1b8 r/w r/w r/w r/w r/ w r/w r/w r/w r/w default fb1a13-0 bits = ?1fa9h?, fb1b13-0 bits = ?20adh? fb1a13-0, fb1b13-b0: high pass filter (hpf2b) coefficient (14bit x 2) default: fb1a13-0 bits = ?1fa9h?, fb1b13 -0 bits = ?20adh? (fc =150hz@fs=44.1khz) addr register name d7 d6 d5 d4 d3 d2 d1 d0 34h lpfb co-efficient 0 fb2a7 fb2a6 fb2a5 fb2a4 fb2a3 fb2a2 fb2a1 fb2a0 35h lpfb co-efficient 1 0 0 fb2a13 fa12 fb2a11 fb2a10 fb2a9 fb2a8 36h lpfb co-efficient 2 fb2b7 fb2b6 fb2b5 fb2b4 fb2b3 fb2b2 fb2b1 fb2b0 37h lpfb co-efficient 3 0 0 fb2b13 fb12 fb2b11 fb2b10 fb2b9 fb2b8 r/w r/w r/w r/w r/ w r/w r/w r/w r/w default 0 0 0 0 0 0 0 0 fb2a13-0, fb2b13-b0: low pass filter (lpfb) coefficient (14bit x 2) default: ?0000h?
[AK5703] ms1537-e-00 2013/05 - 64 - system design figure 50 and figure 51 show the system connection diagram. an evaluation board (akd5703) is available for fast evaluation as well as suggestions for peripheral circuitry. power supply 2.4 3.6v 10u dsp power supply 1.6 3.6v power supply 1.6 1.98v p analog ground digital ground rina- rin1/rina+ mpwra mrf mpwrb lin2/linb+ linb- lin1/ lina+ vss1 avdd lina- i2c csn/sd a rin2 /rinb+ rinb- vcom pdn dvdd vss2 tvdd lrc k bick cdtio /cad0 sdto a sdtob mcko mcki AK5703 top view 21 20 19 14 13 12 11 10 9 8 18 17 16 15 1 2 3 4 5 6 7 ccl k /scl 22 23 24 25 26 27 28 1u 1u c c c c 1n 1n c c c c 1n 1n 10u 10u mic l2ch mic r2ch mic r1ch mic l1ch 0.1u 0.1u 0.1u 2.2k 2.2k 2.2k 2.2k note: - vss1 and vss2 of the AK5703 must be distributed separately from the ground of external controllers. - all digital input pins must not be allowed to float. - recommended ac coupling capacitors (c) of analog inputs are 0.1 f ~ 1 f. negative input pins must be connected to vss1 with same value capacitor in series. figure 50. system connection diagram (single-ended input)
[AK5703] ms1537-e-00 2013/05 - 65 - power supply 2.4 3.6v 10u dsp power supply 1.6 3.6v power supply 1.6 1.98v p analog ground digital ground rina- rin1/rina+ mpwra mrf mpwrb lin2/linb+ linb- lin1/ lina+ vss1 avdd lina- i2c csn/sd a rin2 /rinb+ rinb- vcom pdn dvdd vss2 tvdd lrc k bick cdtio /cad0 sdto a sdtob mcko mcki AK5703 top view 21 20 19 14 13 12 11 10 9 8 18 17 16 15 1 2 3 4 5 6 7 ccl k /scl 22 23 24 25 26 27 28 1u 1u c c c c 1n 1n c c c c 1n 1n 10u 10u mic lbch mic rbch mic rach mic lach 0.1u 0.1u 0.1u 1k 1k 1k 1k 1n 1 k 1n 1 k 1n 1 k 1n 1 k note: - vss1 and vss2 of the AK5703 must be distributed separately from the ground of external controllers. - all digital input pins must not be allowed to float. - recommended ac coupling capacitors (c) of analog inputs are 0.1 f ~ 1 f. figure 51. system connection diagram (full-differential input)
[AK5703] ms1537-e-00 2013/05 - 66 - 1. grounding and power supply decoupling the AK5703 requires careful attention to power supply and grounding arrangements. avdd is usually supplied from the system?s analog supply, and dvdd and tvdd are supplied from the system?s digital power supply. if avdd, dvdd and tvdd are supplied separately, the power-up sequence is not critical. the pdn pin should be held ?l? when power supplies are tuning on. the pdn pin is allowed to be ?h? after all power supplie s are applied and settled. 1) power-up - the pdn pin should be held ?l? when power supplies are turning on. the AK5703 can be reset by keeping the pdn pin ?l? for 1 s or longer after all power su pplies are applied and settled. 2) power-down - each of power supplies can be powered off after the pdn pin is set to ?l?. vss1 and vss2 of the AK5703 should be connected to the analog ground plane. system analog ground and digital ground should be wired separately and connected together as close as possible to where the supplies are brought onto the printed circuit board. decoupling capacitors should be as close the power supply pins as possible. especially, the small value ceramic capacitor is to be closest. 2. voltage reference vcom is a signal ground of this chip (typ. 0.5 x avdd). a 1 f 50% ceramic capacitor attached between the vcom pin and vss1 pin eliminates the effects of high frequency noise. it should be connected as close as possible to the vcom pin. no load current is allowed to be drawn from the vcom pin. all signals, especially clocks, should be kept away from the vcom pin in order to avoid unwanted coupling into the AK5703. 3. analog inputs the analog inputs are single-ended or full- differential and input resistance is 100k (typ). the input signal range scales with typ. 0.6 x avdd vpp (@ mgaina/b2-0 bits = ?000?), centered around the internal common voltage (typ. 0.5 x avdd). usually the input signal is ac coupled using a capacitor. the cut-off frequency is fc = 1/(2 rc). the adc output data format is 2?s complement. the dc offset including the adc?s own dc offset is removed by the internal hpf (fc=3.4hz@ hpfa/b1-0 bits = ?00?, fs=44.1khz). the AK5703 can accept input voltages from vss1 to avdd.
[AK5703] ms1537-e-00 2013/05 - 67 - control sequence clock set up when any circuits of the AK5703 are powered-up, the clocks must be supplied. 1. pll master mode (1) power supply mcki pin pdn pin mcko bit (addr:06h, d2) pmpll bit (addr:01h, d0) m/s bit (addr:01h, d1) bick pin lrck pin (2) (3) 10ms (max) (6) out p ut ( 5 ) pmvcm bit (addr:00h, d2) >2ms in p ut mcko pin out p ut ( 7 ) 10ms (max) (8) (4) example: audio i/f format: i2s bick frequency at master mode: 64fs input master clock select at pll mode: 12mhz mcko: enable sampling frequency: 44.1khz (1) power supply & pdn pin = ?l? ? ?h? (3)addr:00h, data:04h (2)dummy command addr:01h, data:1ah addr:03h, data:c4h addr:04h, data:14h addr:05h, data:0fh addr:06h, data:04h (4)addr:01h, data:1bh mcko, bick and lrck output figure 52. clock set up sequence (1) < example > (1) after power up, pdn pin ?l? : ?h?. ?l? time of 1 s or more is needed to reset the AK5703. (2) dummy command must be executed before control registers are set. m/s, pll3-0, dif1-0, fs3-0, ps1-0, bcko and mcko bits must be set during this period. in case of using mcko output: mcko bit = ?1? in case of not using mcko output: mcko bit = ?0? (3) power up vcom: pmvcm bit = ?0? : ?1? vcom must first be powered-up before operating other blocks. rise-up time of the vcom pin is 2ms (max) when the capacitance of an external capacitor is 1 f 50%. (4) pll starts after pmpll bit changes fr om ?0? to ?1? and mcki is supplied from an external source. pll lock time is 10ms (max). (5) bick pin and lrck pin output ?l? during this period. (6) the AK5703 starts outputting lrck and bick clocks after the pll becomes stable. then normal operation starts. (7) the invalid frequency is output from the mcko pin during this period if mcko bit = ?1?. (8) the normal clock is output from the mcko pin after the pll is locked if mcko bit = ?1?.
[AK5703] ms1537-e-00 2013/05 - 68 - 2. pll slave mode (bick pin) (1) power supply bick pin pdn pin pmpll bit (addr:01h, d0) internal clock (2) (3) pmvcm bit (addr:00h, d2) >2ms in p ut ( 5 ) (4) 2ms (max) 4fs of example: audio i/f format: i2s pll reference clock: bick bick frequency: 64fs sampling frequency: 44.1khz (1) power supply & pdn pin = ?l? ? ?h? (3) addr:00h, data:04h (2) dummy command addr:01h, data:0ch addr:03h, data:c4h addr:05h, data0fh (4) addr:01h, data:0dh figure 53. clock set up sequence (2) (1) after power up: pdn pin ?l? ?h? ?l? time of 1 s or more is needed to reset the AK5703. (2) dummy command must be executed before control registers are set. pll3-0, dif1-0 and fs3-0 bits must be set during this period. (3) power up vcom: pmvcm bit = ?0? ?1? vcom must first be powered-up before operating other blocks. rise-up time of the vcom pin is 2ms (max) when the capacitance of an external capacitor is 1 f 50%. (4) pll starts after the pmpll bit change s from ?0? to ?1? and pll reference clock (bick pin) is supplied. pll lock time is 2ms (max). (5) normal operation stats after that the pll is locked.
[AK5703] ms1537-e-00 2013/05 - 69 - 3. pll slave mode (mcki pin) (1) power supply mcki pin pdn pin pmpll bit (addr:01h, d0) mcko pin (3) pmvcm bit (addr:00h, d2) >2ms in p ut (5) (4) 10ms (max) mcko bit (addr:06h, d2) (7) bick pin lrck p in ( 6 ) out p ut in p ut (2) (1) power supply & pdn pin = ?l? ? ?h? (3)addr:00h, data:04h (2)dummy command addr:01h, data:18h addr:03h, data:c4h addr:05h, data:0fh addr:06h, da t a:04h (4)addr:01h, data:19h mcko output start bick and lrck input start example: audio i/f format: i2s input master clock select at pll mode: 12mhz mcko: enable sampling frequency: 44.1khz figure 54. clock set up sequence (3) (1) after power up: pdn pin ?l? ?h? ?l? time of 1 s or more is needed reset the AK5703. (2) after dummy command input, pll3-0, dif1-0, fs3-0, ps 1-0 and mcko bits must be set during this period. (3) power up vcom: pmvcm bit = ?0? ?1? vcom must first be powered-up before operating other blocks. rise-up time of the vcom pin is 2ms (max) when the capacitance of an external capacitor is 1 f 50%. (4) pll starts after the pmpll bit changes from ?0? to ?1? and pll reference clock (mcki pin) is supplied. pll lock time is 10ms (max). (5) the normal clock is output from the mcko pin after the pll is locked. (6) the invalid frequency is output from the mcko pin during this period. (7) bick and lrck clocks must be synchronized with mcko clock.
[AK5703] ms1537-e-00 2013/05 - 70 - 4. ext slave mode (1) power supply mcki pin pdn pin bick pin lrck p in (2) (3) pmvcm bit (addr:00h, d2) in p ut (4) (4) in p ut example: audio i/f format: i2s input mcki frequency: 256fs sampling frequency: 44.1khz (1) power supply & pdn pin = ?l? ? ?h? (3) addr:00h, data:04h (2)dummy command addr:03h, data:c4h addr:05h, data:0fh addr:06h, data:00h mcki, bick and lrck input figure 55. clock set up sequence (4) (1) after power up: pdn pin ?l? ?h? ?l? time of 1 s or more is needed to reset the AK5703. (2) after dummy command input, dif1-0, fs3-0 and cm1-0 bits must be set during this period. (3) power up vcom: pmvcm bit = ?0? ?1? vcom must first be powered-up before the other block operates. rise-up time of the vcom pin is 2ms (max) when the capacitance of an external capacitor is 1 f 50%. (4) normal operation starts after th e mcki, lrck and bi ck are supplied. 5. ext master mode (1) power supply mcki pin pdn pin m/s bit (addr:01h, d1) (3) pmvcm bit (addr:00h, d2) in p ut (4) bick pin lrck p in out p ut (2) (5) example: audio i/f format: i2s input mcki frequency: 256fs sampling frequency: 44.1khz bcko: 64fs (1) power supply & pdn pin = ?l? ? ?h? (5) addr:00h, data:04h (4) addr:03h, data:c4h addr:04h, data:14h addr:05h, data:0fh addr:06h, data:00h addr:01h, data:02h bick and lrck output (3) mcki input (2) dummy command figure 56. clock set up sequence (5) (1) after power up: pdn pin ?l? ?h? ?l? time of 1 s or more is needed to reset the AK5703. (2) dummy command must be input during this period. (3) mcki is supplied. (4) after dif1-0, fs3-0, bcko1-0 and cm1-0 bits are set. m/s bit should be set to ?1?. then lrck and bick are output. (5) power up vcom: pmvcm bit = ?0? ?1? vcom must first be powered-up before the other block operates. rise-up time of the vcom pin is 2ms (max) when the capacitance of an external capacitor is 1 f 50%.
[AK5703] ms1537-e-00 2013/05 - 71 - microphone input recording (stereo) (1) fs3-0 bits (addr:00h, d3-0) 0010 alca state 0010 mic control (addr:02h) ival/r7-0 bits (addr:07h, 08h) 91h pmadal/r bits (addr:00h, d1-0) sdtoa pin state ?l? output (3) (4) (5) (10) 1059/fs initialize (11) ?l? output normal state 60h e0h e1h filter select (addr:05h, d7-4) 0000 0001 pmmpa bit (addr:00h, d3) timer select a (addr:09h) 84h (6) 87h alc control a0 (addr:0ah) 00h (7) 8dh alc control a1 (addr:0bh) e1h (8) e1h filter co-ef (addr:20-27h) xx?..x (9) xx?..x (2) > 48ms alca disable alca enable alca disable (12) example: ( 2 ) addr:00h, data:0ch (1) addr:05h, data:0fh recording (11) addr:00h, data:08h (4) addr:05h, data:1fh (5) addr:07h, data:e1h addr:08h, data:e1h (12) addr:0ah, data:0dh (6) addr:09h, data:87h ( 3 ) addr:02h, data:e0h pll master mode audio i/f format: i2s sampling frequency: 44.1khz mic amp gain: +30db alc setting refer to table 39 hpf1a, hpf2: on (fc=150hz) (7) addr:0ah, data:8dh (8) addr:0bh, data:e1h (10) addr:00h, data:0fh (9) addr:20h, data:a9h addr:21h, data:1fh addr:22h, data:adh addr:23h, data:20h figure 57. microphone input recording sequence (lin1/rin1 adca alca audio i/f sdtoa) this sequence is an example of alc setting at fs=44.1kh z. for changing the parameter of alc, please refer to ?example of registers set-up sequence of alc operation?. at first, clocks should be supplied according to ?clock set up? sequence. (1) set up the sampling frequency (fs3-0 bits). when the AK5703 is in pll mode, adc of (10) must be powered-up in consideration of pll lock tim e after the sampling frequency is changed. (2) power up microphone power supply a: pmmpa bit = ?1? power-up time of microphone power is 48ms (max). (3) set up hpf1a on, microphone gain and microphone inputs (addr = 02h) (4) set up hpf2a and lpfa on/off (5) set up ivol value of alca (addr = 07h, 08h) (6) set up the timer of alca (addr = 09h) (7) set up the lmtha1-0, rgaina2-0, alceqn, alca bits (addr = 0ah) (8) set up iref of alca (addtr = 0bh) (9) set up coefficient of hpf2a and lpfa (addr: 20h ~ 27h) (10) power up adc: pmadal = pmadar bits = ?0? : ?1? the initialization cycle time of adc is 1059/fs=24ms @ fs=44.1khz, adrsta1-0 bits = ?00?. the adc outputs ?0? data during the initialization cycle. after th e alc bit is set to ?1?, the alca operation starts from ivol value of (5). (11) power down adc: pmadal = pmadar bits = ?1? : ?0? (12) alca disable: alca bit = ?1? : ?0?
[AK5703] ms1537-e-00 2013/05 - 72 - stop of clock 1. pll master mode (1) external mcki (2) (3) mcko bit (addr:06h, d2) input ?0? or ?1? pmpll bit (addr:01h, d0) (3) stop an external mcki (1) addr:01h, data:00h example: audio i/f format: i2s bick frequency at master mode: 64fs input master clock select at pll mode: 12mhz (2) addr:06h, data:00h figure 58. clock stopping sequence (1) (1) power down pll: pmpll bit = ?1? ?0? (2) stop mcko output: mcko bit = ?1? ?0? (3) stop the external master clock. 2. pll slave mode (bick pin) (1) external lrck (2) (2) input input pmpll bit (addr:01h, d0) external bick example: audio i/f format : i2s pll reference clock: bick bick frequency: 64fs (1) addr:01h, data:00h (2) stop the external clocks figure 59. clock stopping sequence (2) (1) power down pll: pmpll bit = ?1? ?0? (2) stop the external bick and lrck clocks.
[AK5703] ms1537-e-00 2013/05 - 73 - 3. pll salve mode (mcki pin) (1) external mcki (2) (3) mcko bit (addr:06h, d2) input pmpll bit (addr:01h, d0) (3) stop an external mcki (1) addr:01h, data:00h example: audio i/f format: i2s pll reference clock: mcki bick frequency: 64fs (2) addr:06h, data:00h figure 60. clock stopping sequence (3) (1) power down pll: pmpll bit = ?1? ?0? (2) stop mcko output: mcko bit = ?1? ?0? (3) stop the external master clock. 4. ext slave mode (1) external lrck (1) (1) input input external bick input external mcki example: audio i/f format: i2s input mcki frequency: 256fs (1) stop the external clocks figure 61. clock stopping sequence (4) (1) stop the external mcki, bick and lrck clocks. power down power supply current can not be shut down by stopping clocks and setting pmvcm bit = ?0?. power supply current can be shut down (typ. 1 a) by stopping clocks and setting the pdn pin = ?l?. when the pdn pin = ?l?, all registers are initialized.
[AK5703] ms1537-e-00 2013/05 - 74 - package 28pin qfn (unit: mm) 2.6 0.1 0.40 ref 0.20 2.6 0.1 1 8 14 22 4.0 0.1 4.0 0.1 b a 7 28 15 21 c0.35 0.75 0.05 0.05max + 0.05 0.03 exposed pad c 0.4 0.1 0.07 m c a b 0.08 c note: the exposed pad on the bottom surface of the package must be open or connected to the ground. material & lead finish package molding compound: epoxy resin, halogen (br and cl) free lead frame material: cu alloy lead frame surface treatment : solder (pb free) plate
[AK5703] ms1537-e-00 2013/05 - 75 - marking 5703 x xx x 1 xxxx: date code (4 digit) pin #1 indication
[AK5703] ms1537-e-00 2013/05 - 76 - revision history date (y/m/d) revision reason page/line contents 13/05/08 00 first edition important notice 0. asahi kasei microdevices corporation (?akm?) reserves the right to make changes to the information contained in this document without notice. when you consider any use or application of akm product stipulated in this document (?product?), please make inquiries the sales office of akm or authorized distributors as to current status of the products. 1. all information included in this document are provided only to illustrate the operation and application examples of akm products. akm neither makes warranties or representati ons with respect to the accuracy or completeness of the information contained in this document nor grants any license to any intellectual property rights or any other rights of akm or any third party with respect to the information in this document. you are fully responsible for use of such information contained in this document in your product design or applications. akm assumes no liability for any losses incurred by you or third parties arising from the use of such information in your product design or applications. 2. the product is neither intended nor warranted for use in eq uipment or systems that requir e extraordinarily high levels of quality and/or reliability and/or a malfunction or failu re of which may cause loss of human life, bodily injury, serious property damage or serious public impact, includi ng but not limited to, equipment used in nuclear facilities, equipment used in the aerospace industry, medical equipment, equipment used for automobiles, trains, ships and other transportation, traffic signaling equipment, equipment used to control combustions or explosions, safety devices, elevators and escalators, devices related to electric power, and equipment used in finance-related fields. do not use product for the above use unless specifically agreed by akm in writing. 3. though akm works continually to improve the product?s quality and reliability, you are responsible for complying with safety standards and for providing adequate design s and safeguards for your hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of the product could cause loss of human life, bodily injury or damage to propert y, including data loss or corruption. 4. do not use or otherwise make available the product or related technology or any information contained in this document for any military purposes, including without limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technology products (mass destruction weapons). when exporting the products or related technology or any information contained in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. the products and related technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. 5. please contact akm sales representative for details as to environmental matters such as the rohs compatibility of the product. please use the product in compliance with all appli cable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the eu rohs directive. akm assumes no liability for damages or losses occurring as a result of nonco mpliance with applicable laws and regulations. 6. resale of the product with provisions different from the statement and/or techni cal features set forth in this document shall immediately void any warranty granted by akm for the product and shall not create or extend in any manner whatsoever, any liability of akm. 7. this document may not be reproduced or duplicated, in an y form, in whole or in part, without prior written consent of akm.

▲Up To Search▲

Price & Availability of AK5703

	To Download AK5703 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .